

SX-Aurora TSUBASA

Vector Engine Assembly  
Language Reference Manual



---

# Proprietary Notice

The information disclosed in this document is the property of NEC Corporation (NEC) and/or its licensors. NEC and/or its licensors, as appropriate, reserve all patent, copyright, and other proprietary rights to this document, including all design, manufacturing, reproduction, use and sales rights thereto, except to the extent said rights are expressly granted to others.

## Related Documents

- SX-Aurora TSUBASA Architecture Manual

## Remarks

All product, brand, or trade names in this publication are the trademarks or registered trademarks of their respective owners.

(C) NEC Corporation 2018

# Contents

|   |    |
|---|----|
| Chapter1 Assembler Operation.....               | 1  |
| 1.1 Command-line Syntax.....                    | 1  |
| Chapter2 Pseudo-Instructions.....               | 2  |
| 2.1 Section definition pseudo-instructions..... | 2  |
| 2.1.1 .section.....                             | 2  |
| 2.1.2 .text.....                                | 2  |
| 2.1.3 .data.....                                | 2  |
| 2.1.4 .bss.....                                 | 2  |
| 2.2 Data Definition Pseudo-Instructions.....    | 2  |
| 2.2.1 .2byte, .4byte, 8byte.....                | 2  |
| 2.2.2 .byte.....                                | 2  |
| 2.2.3 .short.....                               | 3  |
| 2.2.4 .word.....                                | 3  |
| 2.2.5 .int.....                                 | 3  |
| 2.2.6 .long.....                                | 3  |
| 2.2.7 .quad.....                                | 4  |
| 2.2.8 .llong.....                               | 4  |
| 2.3 Miscellaneous Pseudo-Instructions.....      | 4  |
| 2.3.1 .file.....                                | 4  |
| 2.3.2 .ident.....                               | 4  |
| Chapter3 Assembler Syntax.....                  | 5  |
| 3.1 Statement Syntax.....                       | 5  |
| 3.2 Operand Description Format.....             | 5  |
| 3.2.1 Register Notations.....                   | 5  |
| 3.2.2 Effective Address Notations.....          | 6  |
| 3.2.3 Immediate value Notations.....            | 7  |
| 3.2.4 Prefix Notations.....                     | 7  |
| 3.2.5 Suffix Notations.....                     | 8  |
| 3.3 Instruction Mnemonics.....                  | 8  |
| 3.3.1 List of Notations.....                    | 8  |
| 3.3.2 Instruction Set.....                      | 10 |

|            |                     |    |
|------------|---------------------|----|
| Appendix A | History .....       | 34 |
| A.1        | History table ..... | 34 |
| A.2        | Change notes.....   | 34 |

---

---

## List of tables

|  |    |
|--|----|
| Table 3-1 Register Notations .....                                   | 5  |
| Table 3-2 Register Aliases.....                                      | 5  |
| Table 3-3 Immediate Value Notations.....                             | 7  |
| Table 3-4 Prefix Notations .....                                     | 8  |
| Table 3-5 Suffix Notations .....                                     | 8  |
| Table 3-6 List of Notations (operands).....                          | 8  |
| Table 3-7 Lists of Notation (Mnemonic suffix) .....                  | 9  |
| Table 3-8 Lists of notation (Description).....                       | 10 |
| Table 3-9 Transferring Instructions .....                            | 10 |
| Table 3-10 Fixed-Point Arithmetic Operation Instructions .....       | 11 |
| Table 3-11 Logical Arithmetic Operation Instructions .....           | 12 |
| Table 3-12 Shift Instructions.....                                   | 13 |
| Table 3-13 Floating-point Arithmetic Operation Instructions.....     | 13 |
| Table 3-14 Branch Instructions.....                                  | 15 |
| Table 3-15 Vector Transfer Instructions .....                        | 15 |
| Table 3-16 Vector Fixed-Point Arithmetic Operation Instructions..... | 17 |
| Table 3-17 Vector Logical Arithmetic Operation Instructions .....    | 20 |
| Table 3-18 Vector Shift Instructions .....                           | 21 |
| Table 3-19 Vector Floating-Point Operation Instructions .....        | 23 |
| Table 3-20 Vector Mask Arithmetic Instructions .....                 | 28 |
| Table 3-21 Vector Recursive Relation Instructions .....              | 29 |
| Table 3-22 Vector Gatering/Scattering Instructions .....             | 30 |
| Table 3-23 Vector Mask Register Instructions .....                   | 30 |
| Table 3-24 Vector Control Instructions .....                         | 31 |
| Table 3-25 Control Instructions .....                                | 31 |
| Table 3-25 Host Memory Access Instructions.....                      | 33 |

# Chapter1 Assembler Operation

This chapter describes Vector Engine assembler command-line syntax.

## 1.1 Command-line Syntax

```
nas [options] file ...
```

## Chapter2 Pseudo-Instructions

This chapter describes Vector Engine assembler pseudo-instructions which are supported by Vector Engine.

### 2.1 Section definition pseudo-instructions

#### 2.1.1 .section

Format:

```
.section name[, "flags"[, @type[, flag_specific_arguments]]]
```

#### 2.1.2 .text

Format:

```
.text [subsection]
```

#### 2.1.3 .data

Format:

```
.data [subsection]
```

#### 2.1.4 .bss

Format:

```
.bss [.subsection]
```

### 2.2 Data Definition Pseudo-Instructions

#### 2.2.1 .2byte, .4byte, 8byte

Format:

```
.2byte EXPRESSIONS  
.4byte EXPRESSIONS  
.8byte EXPRESSIONS
```

Description:

These directives write unaligned 2, 4 or 8 byte values to the output section.

#### 2.2.2 .byte

Format:

```
.byte EXPRESSIONS
```



Description:

`.byte` expects zero or more expressions, separated by commas. Each expression is assembled into the next byte.

### 2.2.3 `.short`

Format:

`.short` EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 16 bits (2 bytes).

### 2.2.4 `.word`

Format:

`.word` EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

### 2.2.5 `.int`

Format:

`.int` EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

### 2.2.6 `.long`

Format:

`.long` EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

### 2.2.7 .quad

Format:

**.quad** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

### 2.2.8 .llong

Format:

**.llong** EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

## 2.3 Miscellaneous Pseudo-Instructions

### 2.3.1 .file

Format:

**.file** "*string*"

### 2.3.2 .ident

Format:

**.ident** "*string*"

Description:

*string* is emitted to the ".comment" section.

## Chapter3 Assembler Syntax

### 3.1 Statement Syntax

A statement of the Vector Engine assembly language is represented as the following format.

```
[label] <instruction> [<operand>[, <operand> ...]]
```

### 3.2 Operand Description Format

The register, immediate values, and effective address can only be described in the operand.

#### 3.2.1 Register Notations

Table 3-1 shows the register notations used in the Vector Engine assembly language. See also Chapter 3 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-1 Register Notations

| Register              | Syntax          |
|-----------------------|-----------------|
| Scalar register       | %sn (n=0 ? 63)  |
| Vector register       | %vn (n=0 ? 63)  |
| Vector mask register  | %vmn (n=0 ? 15) |
| Vector index register | %vix            |

Table 3-2 Register Aliases

| Alias (actual register/immediate)      | Syntax |
|--|--------|
| Stack pointer (%s11)                   | %sp    |
| Frame pointer (%s9)                    | %fp    |
| Stack limit (%s8)                      | %sl    |
| Link register (%s10)                   | %lr    |
| Thread pointer (%s14)                  | %tp    |
| Outer register(%s12)                   | %outer |
| Info area register(%s17)               | %info  |
| Global offset table register(%s15)     | %got   |
| Procedure linkage table register(%s16) | %plt   |
| User clock counter (0)                 | %usrcc |
| Program status word (1)                | %psw   |
| Store address register (2)             | %sar   |
| Performance monitor mode register (7)  | %pmmr  |

|   |                |
|---|----------------|
| Performance monitor configuration register (8-11) | %pmcrm (m=0-3) |
| Performance monitor counter (16-30)               | %pmcn (n=0-14) |

---

### 3.2.2 Effective Address Notations

ASX are address syllable for RM and CF formats. The following are address syllable formats. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

- (1) **disp**
- (2) **disp** (*, base*)
- (3) **disp** (*index*)
- (4) **disp** (*index, base*)
- (5) (*, base*)
- (6) (*index*)
- (7) (*index, base*)

*base* specifies a scalar register; *index* specifies a scalar register or immediate data in the range of -64 to 63; and **disp** specifies a label name or absolute value.

AS format is the same as ASX but it can not accept *index*. Therefore, the following are acceptable.

- (1) **disp**
- (2) **disp**(*,base*)
- (3) (*,base*)

When it is RRM format, a comma is omitted as follows.

- (1) **disp**
- (2) **disp**(*base*)
- (3) (*base*)

HM is address syllable for RRM format. The following are address syllable formats.

- (1) *base*
- (2) (*base*)
- (3) **disp**(*base*)

*base* specifies a scalar register and **disp** specifies an immediate value.

### 3.2.3 Immediate value Notations

Table 3-3 shows immediate value notations. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-3 Immediate Value Notations

| Manual<br>Description | Syntax  | Meaning  |
|-----------------------|---|--|
| <b>I</b>              | Expression including only integer constants D (octal, decimal or hexadecimal constants) | Immediate value to be set in Ry of RR-type instruction. The lower 7 bits of the integer constant specified by the expression are set.  |
| <b>N</b>              | Expression including only integer constants (octal, decimal or hexadecimal constants)   |  |
| <b>M</b>              | (m)0 or (m)1<br>M: Integer in the range 0-63  | When (m)0 is specified, 64-bit immediate value having m zeros from left and (64-m) ones.<br>When (m)1 is specified, 64-bit immediate value having m ones from left and (64-m) zeros. |
| <b>Z</b>              |   | Immediate 0 (zero) value if whatever immediate value is specified  |

### 3.2.4 Prefix Notations

Table 3-4 Prefix Notations

| Prefix                      | Meaning   |
|-----------------------------|---|
| <b>%hi</b> ( <i>label</i> ) | Get upper 32-bit of the address ' <i>label</i> ' or the immediate value |
| <b>%lo</b> ( <i>label</i> ) | Get lower 32-bit of the address ' <i>label</i> ' or the immediate value |

**Note** It'll be expected to eliminate this Pseudo-Instruction from now on.

### 3.2.5 Suffix Notations

Table 3-5 Suffix Notations

| Suffix                         | Meaning   |
|--------------------------------|---|
| <i>label</i> <b>@hi</b>        | Get upper 32-bit of the address ' <i>label</i> ' or the immediate value |
| <i>label</i> <b>@lo</b>        | Get lower 32-bit of the address ' <i>label</i> ' or the immediate value |
| <i>label</i> <b>@pc_hi</b>     | Get upper 32-bit of the relative address to ' <i>label</i> '            |
| <i>label</i> <b>@pc_lo</b>     | Get lower 32-bit of the relative address to ' <i>label</i> '            |
| <i>label</i> <b>@got_hi</b>    | Get upper 32-bit of the address of GOT entry of ' <i>label</i> '        |
| <i>label</i> <b>@got_lo</b>    | Get lower 32-bit of the address of GOT entry of ' <i>label</i> '        |
| <i>label</i> <b>@gotoff_hi</b> | Get upper 32-bit of the relative address from GOT to ' <i>label</i> '   |
| <i>label</i> <b>@gotoff_lo</b> | Get lower 32-bit of the relative address from GOT to ' <i>label</i> '   |
| <i>label</i> <b>@plt_hi</b>    | Get upper 32-bit of the address of PLT entry of ' <i>label</i> '        |
| <i>label</i> <b>@plt_lo</b>    | Get lower 32-bit of the address of PLT entry of ' <i>label</i> '        |

## 3.3 Instruction Mnemonics

This section describes the syntax of the instruction mnemonics.

### 3.3.1 List of Notations

Table 3-6 List notations used in the descriptions of the syntax of instruction mnemonics.

See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-6 List of Notations (operands)

| Notation             | Description   |
|----------------------|---|
| <b>AS</b>            | Address syllable  |
| <b>ASX</b>           | Address syllable  |
| <b>HM</b>            | Address syllable for host memory  |
| <b>%sx, %sy, %sz</b> | Scalar register   |
| <b>%vx, %vy, %vz</b> | Vector register   |
| <b>%vm</b>           | Vector mask register  |
| <b>%vix</b>          | Vector index register   |
| <b>I</b>             | Immediate value (used for arithmetic operations) in the range from -64 to 63. |

|          |   |
|----------|---|
| <b>N</b> | Immediate value (used for the number of shifts, element number, interelement distance, etc) in the range from 0 to 127. |
| <b>M</b> | (m)0 or (m)1 format is specified, m is an integer in the range from 0 to 63.  |
| <b>Z</b> | Immediate value 0 (zero)  |

Some instructions can change their function when their mnemonics are followed by suffixes as Table 3-7.

Table 3-7 Lists of Notation (Mnemonic suffix)

| <b>Suffix</b> | <b>Description</b>  |
|---------------|---|
| <i>df</i>     | Data format<br>l: 64 bit integer<br>w: 32 bit integer<br>d: 64 bit floating point<br>s: 32 bit floating point   |
| <i>ex</i>     | Extension<br>sx: Sign extension<br>zx or <i>NONE</i> : Zero extension   |
| <i>bp</i>     | Branch Prediction<br><i>NONE</i> : No branch prediction<br>nt: Not taken<br>t: Taken  |
| <i>cf</i>     | Condition Field<br>af: Always false<br>gt: Greater than<br>lt: Less than<br>ne: Not equal<br>eq: Equal<br>ge: Greater than or equal<br>le: Less than or equal<br>num: Is number<br>nan: Is NaN (Not a number)<br>gtnan: Greater than or NaN<br>ltnan: Less than or NaN<br>nenan: Not equal or NaN<br>eqnan: Equal or NaN<br>genan: Greater than equal or NaN<br>lenan: Greater than equal or NaN<br>at or <i>NONE</i> : Always true |
| <i>rd</i>     | Rounding Mode<br><i>NONE</i> : According to PSW<br>rz: Round toward Zero<br>rp: Round toward Plus infinity  |

|            |                                     |
|------------|-------------------------------------|
|            | rm: Round toward Minus infinity     |
|            | rn: Round to Nearest (ties to Even) |
|            | ra: Round to Nearest (ties to Away) |
| <i>nc</i>  | Not cached on ADB                   |
| <i>ot</i>  | Overtake                            |
| <i>nex</i> | No Exception                        |
| <i>pos</i> | Position                            |
|            | fst: First element                  |
|            | lst: Last element                   |

Table 3-8 Lits of notation (Description)

| Operator             | Description  |
|----------------------|--|
| <b>M(A,B)</b>        | B-byte memory contents or location at the effective address given by the contents of A. B can be omitted, and in that case B is regarded as 1.                                 |
| <b>EA</b>            | Operation address, calculated by each fields of an instruction.  |
| <b>A[i:j]</b>        | from bit i to bit j of register A  |
| <b>A ← B</b>         | Storing (moving) of the contents of B into A.  |
| <b>Sx</b>            | Immediate value or S register designated by x field of instruction word.   |
| <b>Sy</b>            | Immediate value or S register designated by y  |
| <b>Sz</b>            | Immediate value or S register designated by z  |
| <b>mod(A, B)</b>     | The remainder of A divided by B  |
| <b>sext(A, B)</b>    | B-bit value is generated by expanding sign bit (Most significant bit) of A.  |
| <b>cond(A, B, C)</b> | The result of comparison B and C in A condition. C can be omitted and in this case C is handled as 0. Refer to the chapter 5 for system interpretation of comparison condition |
| <b>max(A, B)</b>     | Maximum value of A and B.  |
| <b>min(A, B)</b>     | Minimum value of A and B.  |

### 3.3.2 Instruction Set

This section lists the syntax and function of instruction mnemonics. See also Chapter 8 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-9 Transferring Instructions

| Instruction Code/Format | Assembler Mnemonic Syntax                     | Description            |
|-------------------------|---|------------------------|
| LEA<br>06 / RM          | <b>lea</b> %sx, ASX<br><b>lea.sl</b> %sx, ASX | Load Effective Address |



|                 |  |                        |
|-----------------|--|------------------------|
| LDS<br>01 / RM  | <b>ld</b> %sx, ASX                             | Load S                 |
| LDU<br>02 / RM  | <b>ldu</b> %sx, ASX                            | Load S Upper           |
| LDL<br>03 / RM  | <b>ldl</b> [.ex] %sx, ASX                      | Load S Lower           |
| LD2B<br>04 / RM | <b>ld2b</b> [.ex] %sx, ASX                     | Load 2B                |
| LD1B<br>05 / RM | <b>ld1b</b> [.ex] %sx, ASX                     | Load 1B                |
| STS<br>11 / RM  | <b>st</b> %sx, ASX                             | Store S                |
| STU<br>12 / RM  | <b>stu</b> %sx, ASX                            | Store S Upper          |
| STL<br>13 / RM  | <b>stl</b> %sx, ASX                            | Store S Lower          |
| ST2B<br>14 / RM | <b>st2b</b> %sx, ASX                           | Store 2B               |
| ST1B<br>15 / RM | <b>st1b</b> %sx, ASX                           | Store 1B               |
| DLDS<br>09 / RM | <b>dld</b> %sx, ASX                            | Dismissable Load S     |
| DLDU<br>0A / RM | <b>dldu</b> %sx, ASX                           | Dismissable Load Upper |
| DLDL<br>0B / RM | <b>dldl</b> [.ex] %sx, ASX                     | Dismissable Load Lower |
| PFCH<br>0C / RM | <b>pfch</b> ASX                                | Pre Fetch              |
| CMOV<br>3B / RR | <b>cmov.df</b> [.cf ] %sx, {%sz M},<br>{%sy I} | Conditional Move       |

Table 3-10 Fixed-Point Arithmetic Operation Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax   | Description |
|----------------------------|--|-------------|
| ADD<br>48 / RR             | <b>addu.l</b> %sx, {%sy I},<br>{%sz M}<br><b>addu.w</b> %sx, {%sy I},<br>{%sz M} | Add         |
| ADS<br>4A / RR             | <b>adds.w</b> [.ex] %sx, {%sy I},<br>{%sz M}                                     | Add Single  |
| ADX<br>59 / RR             | <b>adds.l</b> %sx, {%sy I},<br>{%sz M}   | Add         |
| SUB<br>58 / RR             | <b>subu.l</b> %sx, {%sy I},<br>{%sz M}<br><b>subu.w</b> %sx, {%sy I},            | Subtract    |

|         |                                    |                        |
|---------|------------------------------------|------------------------|
|         | {%sz M}                            |                        |
| SBS     | <b>subs.w</b> [.ex] %sx, {%sy I},  | Subtract Single        |
| 5A / RR | {%sz M}                            |                        |
| SBX     | <b>subs.l</b> %sx, {%sy   I}, {%sz | Subtract               |
| 5B / RR | M}                                 |                        |
| MPY     | <b>mulu.l</b> %sx, {%sy I},        | Multiply               |
| 49 / RR | {%sz M}                            |                        |
|         | <b>mulu.w</b> %sx, {%sy I},        |                        |
|         | {%sz M}                            |                        |
| MPS     | <b>muls.w</b> [.ex] %sx, {%sy I},  | Multiply Single        |
| 4B / RR | {%sz M}                            |                        |
| MPX     | <b>muls.l</b> %sx, {%sy I},        | Multiply               |
| 6E / RR | {%sz M}                            |                        |
| MPD     | <b>muls.l.w</b> %sx, {%sy I},      | Multiply               |
| 6B / RR | {%sz M}                            |                        |
| DIV     | <b>divu.l</b> %sx, {%sy I},        | Divide                 |
| 6F / RR | {%sz M}                            |                        |
|         | <b>divu.w</b> %sx, {%sy I},        |                        |
|         | {%sz M}                            |                        |
| DVS     | <b>divs.w</b> [.ex] %sx, {%sy I},  | Divide Single          |
| 7B / RR | {%sz M}                            |                        |
| DVX     | <b>divs.l</b> %sx, {%sy I},        | Divide                 |
| 7F / RR | {%sz M}                            |                        |
| CMP     | <b>cmpl</b> %sx, {%sy I},          | Compare                |
| 55 / RR | {%sz M}                            |                        |
|         | <b>cmpl.w</b> %sx, {%sy I},        |                        |
|         | {%sz M}                            |                        |
| CPS     | <b>cmps.w</b> [.ex] %sx, {%sy I},  | Compare Single         |
| 7A / RR | {%sz M}                            |                        |
| CPX     | <b>cmps.l</b> %sx, {%sy I},        | Compare                |
| 6A / RR | {%sz M}                            |                        |
| CMS     | <b>maxs.w</b> [.ex] %sx, {%sy I},  | Compare and Select     |
| 78 / RR | {%sz M}                            | Maximum/Minimum Single |
|         | <b>mins.w</b> [.ex] %sx, {%sy I},  |                        |
|         | {%sz M}                            |                        |
| CMX     | <b>maxs.l</b> %sx, {%sy I},        | Compare and Select     |
| 68 / RR | {%sz M}                            | Maximum/Minimum        |
|         | <b>mins.l</b> %sx, {%sy I},        |                        |
|         | {%sz M}                            |                        |

Table 3-11 Logical Arithmetic Operation Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax     | Description |
|----------------------------|----------------------------------|-------------|
| AND<br>44 / RR             | <b>and</b> %sx, {%sy I}, {%sz M} | AND         |

|                 |                                     |                    |
|-----------------|-------------------------------------|--------------------|
| OR<br>45 / RR   | <b>or</b> %sx, {%sy I}, {%sz M}     | OR                 |
| XOR<br>46 / RR  | <b>xor</b> %sx, {%sy I}, {%sz M}    | Exclusive OR       |
| EQV<br>47 / RR  | <b>eqv</b> %sx, {%sy I}, {%sz M}    | Equivalence        |
| NND<br>54 / RR  | <b>nnd</b> %sx, {%sy I}, {%sz M}    | Negate AND         |
| MRG<br>56 / RR  | <b>mrg</b> %sx, {%sy I},<br>{%sz M} | Merge              |
| LDZ<br>67 / RR  | <b>ldz</b> %sx, {%sz M}             | Leading Zero Count |
| PCNT<br>38 / RR | <b>pcnt</b> %sx, {%sz M}            | Population Count   |
| BRV<br>39 / RR  | <b>brv</b> %sx, {%sz M}             | Bit Reverse        |

Table 3-12 Shift Instructions

| <b>Instruction<br/>Code/Format</b> | <b>Assembler Mnemonic<br/>Syntax</b>        | <b>Description</b>     |
|------------------------------------|---|------------------------|
| SLL<br>65 / RR                     | <b>sll</b> %sx, {%sz M}, {%sy N}            | Shift Left Logical     |
| SLD<br>64 / RR                     | <b>sld</b> %sx, {%sz M}, {%sy N}            | Shift Left Double      |
| SRL<br>75 / RR                     | <b>srl</b> %sx, {%sz M}, {%sy N}            | Shift Right Logical    |
| SRD<br>74 / RR                     | <b>srd</b> %sx, {%sz M}, {%sy N}            | Shift Right Double     |
| SLA<br>66 / RR                     | <b>sla.w</b> [%ex] %sx, {%sz M},<br>{%sy N} | Shift Left Arithmetic  |
| SLAX<br>57 / RR                    | <b>sla.l</b> %sx, {%sz M},<br>{%sy N}       | Shift Left Arithmetic  |
| SRA<br>76 / RR                     | <b>sra.w</b> [%ex] %sx, {%sz M},<br>{%sy N} | Shift Right Arithmetic |
| SRAX<br>77 / RR                    | <b>sra.l</b> %sx, {%sz M},<br>{%sy N}       | Shift Right Arithmetic |

Table 3-13 Floating-point Arithmetic Operation Instructions

| <b>Instruction<br/>Code/Format</b> | <b>Assembler Mnemonic<br/>Syntax</b>                                  | <b>Description</b> |
|------------------------------------|---|--------------------|
| FAD<br>4C / RR                     | <b>fadd.d</b> %sx, {%sy I},<br>{%sz M}<br><b>fadd.s</b> %sx, {%sy I}, | Floating Add       |

|                  |  |  |
|------------------|--|--|
| FSB<br>5C / RR   | {%sz M}<br><b>fsub.d</b> %sx, {%sy I},<br>{%sz M}<br><b>fsub.s</b> %sx, {%sy I},<br>{%sz M}  | Floating Subtract                              |
| FMP<br>4D / RR   | <b>fmul.d</b> %sx, {%sy I},<br>{%sz M}<br><b>fmul.s</b> %sx, {%sy I},<br>{%sz M}   | Floating Multiply                              |
| FDV<br>5D / RR   | <b>fdiv.d</b> %sx, {%sy I},<br>{%sz M}<br><b>fdiv.s</b> %sx, {%sy I},<br>{%sz M}   | Floating Divide                                |
| FCP<br>7E / RR   | <b>fcmp.d</b> %sx, {%sy I},<br>{%sz M}<br><b>fcmp.s</b> %sx, {%sy I},<br>{%sz M}   | Floating Compare                               |
| FCM<br>3E / RR   | <b>fmax.d</b> %sx, {%sy I},<br>{%sz M}<br><b>fmax.s</b> %sx, {%sy I},<br>{%sz M}<br><b>fmin.d</b> %sx, {%sy I},<br>{%sz M}<br><b>fmin.s</b> %sx, {%sy I},<br>{%sz M} | Floating Compare and Select<br>Maximum/Minimum |
| FAQ<br>6C / RR   | <b>fadd.q</b> %sx, {%sy I},<br>{%sz M}   | Floating Add Quadruple                         |
| FSQ<br>7C / RR   | <b>fsub.q</b> %sx, {%sy I},<br>{%sz M}   | Floating Subtract Quadruple                    |
| FMQ<br>6D / RR   | <b>fmul.q</b> %sx, {%sy I},<br>{%sz M}   | Floating Multiply Quadruple                    |
| FCQ<br>7D / RR   | <b>fcmp.q</b> %sx, {%sy I},<br>{%sz M}   | Floating Compare Quadruple                     |
| FIX<br>4E / RR   | <b>cvt.w.d</b> [.ex][.rd] %sx,<br>{%sy I}<br><b>cvt.w.s</b> [.ex][.rd] %sx,<br>{%sy I}   | Convert to Fixed Point                         |
| FIXX<br>4F / RR  | <b>cvt.l.d</b> [.rd] %sx, {%sy I}  | Convert to Fixed Point                         |
| FLT<br>5E / RR   | <b>cvt.d.w</b> %sx, {%sy I}<br><b>cvt.s.w</b> %sx, {%sy I}   | Convert to Floating Point                      |
| FLTXX<br>5F / RR | <b>cvt.d.l</b> %sx, {%sy I}  | Convert to Floating Point                      |
| CVD<br>0F / RR   | <b>cvt.d.s</b> %sx, {%sy I}  | Convert to Double-format                       |
| CVS<br>1F / RR   | <b>cvt.d.q</b> %sx, {%sy I}<br><b>cvt.s.d</b> %sx, {%sy I}<br><b>cvt.s.q</b> %sx, {%sy I}  | Convert to Single-format                       |

|                |  |                             |
|----------------|--|-----------------------------|
| CVQ<br>2D / RR | <b>cvt.q.d</b> %sx, {%sy I}<br><b>cvt.q.s</b> %sx, {%sy I} | Convert to Quadruple-format |
|----------------|--|-----------------------------|

Table 3-14 Branch Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax   | Description   |
|----------------------------|--|---|
| BC<br>19 / CF              | <b>b[cf].l[.bp]</b> [{%sy   I},] AS  | Branch on Condition<br><br>If <i>cf</i> is "af" or "at", %sz can be omitted.<br>If <i>cf</i> is "at", <i>cf</i> can be omitted.   |
| BCS<br>1B / CF             | <b>b[cf].w[.bp]</b> [{%sy   I},] AS  | Branch on Condition Single<br><br>If <i>cf</i> is "af" or "at", %sz can be omitted.<br>If <i>cf</i> is "at", <i>cf</i> can be omitted.  |
| BCF<br>1C / CF             | <b>b[cf].d[.bp]</b> [{%sy   I},] AS<br><b>b[cf].s[.bp]</b> [{%sy   I},] AS   | Branch on Condition Floating Point<br><br>If <i>cf</i> is "af" or "at", %sz can be omitted.<br>If <i>cf</i> is "at", <i>cf</i> can be omitted.  |
| BCR<br>18 / CF             | <b>br[cf].l[.bp]</b> {%sy I}, {%sz   Z}, AS<br><b>br[cf].w[.bp]</b> {%sy I}, {%sz   Z}, AS<br><b>br[cf].d[.bp]</b> {%sy I}, {%sz   Z}, AS<br><b>br[cf].s[.bp]</b> {%sy I}, {%sz   Z}, AS | Branch on Condition Relative<br><br>If <i>cf</i> is "af" or "at", both %sy and %sz can be omitted.<br>If <i>cf</i> is "at", <i>cf</i> can be omitted.<br>"AS" is disp only.<br>If "disp" of "AS" is label and suffix is set in "disp" of "AS", suffix is ignored. |
| BSIC<br>08 / RM            | <b>bsic</b> %sx, ASX   | Branch and Save IC  |

Table 3-15 Vector Transfer Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax                             | Description       |
|----------------------------|--|-------------------|
| VLD<br>81 / RVM            | <b>vld[.nc]</b> {%vx   %vix}, {%sy   I}, {%sz   Z}       | Vector Load       |
| VLDU<br>82 / RVM           | <b>vldu[.nc]</b> {%vx   %vix}, {%sy   I}, {%sz   Z}      | Vector Load Upper |
| VLDL<br>83 / RVM           | <b>vldl[.ex][.nc]</b> {%vx   %vix}, {%sy   I}, {%sz   Z} | Vector Load Lower |
| VLD2D                      | <b>vld2d[.nc]</b> {%vx   %vix},                          | Vector Load 2D    |

|          |                                      |                       |
|----------|--------------------------------------|-----------------------|
| C1 / RVM | {%sy   I}, {%sz   Z}                 |                       |
| VLDU2D   | <b>vldu2d</b> [.nc] {%vx   %vix},    | Vector Load Upper 2D  |
| C2 / RVM | {%sy   I}, {%sz   Z}                 |                       |
| VLDL2D   | <b>vldl2d</b> [.ex] [.nc] {%vx       | Vector Load Lower 2D  |
| C3 / RVM | %vix}, {%sy   I}, {%sz   Z}          |                       |
| VST      | <b>vst</b> [.nc] [.ot] {%vx   %vix}, | Vector Store          |
| 91 / RVM | {%sy   I}, {%sz   Z}                 |                       |
|          | [, %vm]                              |                       |
| VSTU     | <b>vstu</b> [.nc] [.ot] {%vx         | Vector Store Upper    |
| 92 / RVM | %vix}, {%sy   I}, {%sz   Z}          |                       |
|          | [, %vm]                              |                       |
| VSTL     | <b>vstl</b> [.nc] [.ot] {%vx         | Vector Store Lower    |
| 93 / RVM | %vix}, {%sy   I}, {%sz   Z}          |                       |
|          | [, %vm]                              |                       |
| VST2D    | <b>vst2d</b> [.nc] [.ot] {%vx        | Vector Store 2D       |
| D1 / RVM | %vix}, {%sy   I}, {%sz   Z}          |                       |
|          | [, %vm]                              |                       |
| VSTU2D   | <b>vstu2d</b> [.nc] [.ot] {%vx       | Vector Store Upper 2D |
| D2 / RVM | %vix}, {%sy   I}, {%sz   Z}          |                       |
|          | [, %vm]                              |                       |
| VSTL2D   | <b>vstl2d</b> [.nc] [.ot] {%vx       | Vector Store Lower 2D |
| D3 / RVM | %vix}, {%sy   I}, {%sz   Z}          |                       |
|          | [, %vm]                              |                       |
| PFCHV    | <b>pfchv</b> [.nc] {%sy   I}, {%sz   | Pre Fetch Vector      |
| 80 / RVM | Z}                                   |                       |
| LSV      | <b>lsv</b> {%vx   %vix}({%sy         | Load S to V           |
| 8E / RR  | N}), {%sz   M}                       |                       |
| LVS      | <b>lvs</b> %sx, {%vx                 | Load V to S           |
| 9E / RR  | %vix}({%sy   N})                     |                       |
| LVM      | <b>lvm</b> %vmx, {%sy   N},          | Load VM               |
| B7 / RR  | {%sz   M}                            |                       |
|          |                                      | N = 0 - 3             |
| SVM      | <b>svm</b> %sx, %vmz, {%sy           | Save VM               |
| A7 / RR  | N}                                   |                       |
|          |                                      | N = 0 - 3             |
| VBRD     | <b>vbrd</b> {%vx   %vix}, {%sy       | Vector Broadcast      |
| 8C / RV  | I} [, %vm]                           |                       |
|          | <b>vbrdl</b> {%vx   %vix}, {%sy      |                       |
|          | I} [, %vm]                           |                       |
|          | <b>vbrdu</b> {%vx   %vix}, {%sy      |                       |
|          | I} [, %vm]                           |                       |
|          | <b>pvbrd</b> {%vx   %vix}, {%sy      |                       |
|          | I} [, %vm]                           |                       |
| VMV      | <b>vmv</b> {%vx   %vix}, {%sy        | Vector Move           |
| 9C / RV  | N}, {%vz   %vix} [, %vm]             |                       |

Table 3-16 Vector Fixed-Point Arithmetic Operation Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax  | Description            |
|----------------------------|---|------------------------|
| VADD<br>C8 / RV            | <b>vaddu.df</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvaddu.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvaddu.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvaddu</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]          | Vector Add             |
| VADS<br>CA / RV            | <b>vadds.w[.ex]</b> {%vx<br>  %vix}, {%vy   %vix   %sy<br>  I}, {%vz   %vix} [, %vm]<br><b>pvadds.lo[.ex]</b> {%vx<br>  %vix}, {%vy   %vix   %sy<br>  I}, {%vz   %vix} [, %vm]<br><b>pvadds.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvadds</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm] | Vector Add Single      |
| VADX<br>8B / RV            | <b>vadds.l</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]   | Vector Add             |
| VSUB<br>D8 / RV            | <b>vsubu.df</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvsuub.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvsuub.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvsuub</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]          | Vector Subtract        |
| VSBS<br>DA / RV            | <b>vsubs.w[.ex]</b> {%vx<br>  %vix}, {%vy   %vix   %sy  | Vector Subtract Single |

|                 |   |                        |
|-----------------|---|------------------------|
|                 | I}, {%vz   %vix} [, %vm]  |                        |
|                 | <b>pvsubs.lo</b> [.ex] {%vx<br>  %vix}, {%vy   %vix   %sy<br>  I}, {%vz   %vix} [, %vm]   |                        |
|                 | <b>pvsubs.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]   |                        |
|                 | <b>pvsubs</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]  |                        |
| VSBX<br>9B / RV | <b>vsubs.l</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]   | Vector Subtract        |
| VMPY<br>C9 / RV | <b>vmulu.df</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]  | Vector Multiply        |
| VMPS<br>CB / RV | <b>vmuls.w</b> [.ex] {%vx<br>  %vix}, {%vy   %vix   %sy<br>  I}, {%vz   %vix} [, %vm]   | Vector Multiply Single |
| VMPX<br>DB / RV | <b>vmuls.l</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]   | Vector Multiply        |
| VMPD<br>D9 / RV | <b>vmuls.l.w</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]   | Vector Multiply        |
| VDIV<br>E9 / RV | <b>vdivu.df</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix   %sy   I}<br>[, %vm]   | Vector Divide          |
| VDVS<br>EB / RV | <b>vdivs.w</b> [.ex] {%vx<br>  %vix}, {%vy   %vix   %sy<br>  I}, {%vz   %vix   %sy   I}<br>[, %vm]  | Vector Divide Single   |
| VDVX<br>FB / RV | <b>vdivs.l</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix   %sy   I}<br>[, %vm]  | Vector Divide          |
| VCMP<br>B9 / RV | <b>vcmpu.df</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvcmpu.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvcmpu.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvcmpu</b> {%vx   %vix}, | Vector Compare         |



|                 |  |   |
|-----------------|--|---|
| VCPS<br>FA / RV | <pre>{%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>vcmps.w</b> [.ex] {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvcmps.lo</b> [.ex] {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvcmps.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvcmps</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]</pre>   | Vector Compare Single                               |
| VCPX<br>BA / RV | <pre><b>vcmps.l</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]</pre>   | Vector Compare                                      |
| VCMS<br>8A / RV | <pre><b>vmaxs.w</b> [.ex] {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvmxs.lo</b> [.ex] {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvmxs.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvmxs</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>vmins.w</b> [.ex] {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvmns.lo</b> [.ex] {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvmns.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvmns</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]</pre> | Vector Compare and Select<br>Maximum/Minimum Single |
| VCMX<br>9A / RV | <pre><b>vmaxs.l</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>vmins.l</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]</pre>   | Vector Compare and Select<br>Maximum/Minimum        |

Table 3-17 Vector Logical Arithmetic Operation Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax  | Description         |
|----------------------------|---|---------------------|
| VAND<br>C4 / RV            | <b>vand</b> {%vx   %vix}, {%vy<br>  %vix   %sy   M}, {%vz<br>  %vix} [, %vm]<br><b>pvand.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},<br>{%vz   %vix} [, %vm]<br><b>pvand.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},<br>{%vz   %vix} [, %vm]<br><b>pvand</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},<br>{%vz   %vix} [, %vm] | Vector AND          |
| VOR<br>C5 / RV             | <b>vor</b> {%vx   %vix}, {%vy<br>  %vix   %sy   M}, {%vz<br>  %vix} [, %vm]<br><b>pvor.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},<br>{%vz   %vix} [, %vm]<br><b>pvor.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},<br>{%vz   %vix} [, %vm]<br><b>pvor</b> {%vx   %vix}, {%vy<br>  %vix   %sy   M}, {%vz<br>  %vix} [, %vm]     | Vector OR           |
| VXOR<br>C6 / RV            | <b>vxor</b> {%vx   %vix}, {%vy<br>  %vix   %sy   M}, {%vz<br>  %vix} [, %vm]<br><b>pvxor.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},<br>{%vz   %vix} [, %vm]<br><b>pvxor.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},<br>{%vz   %vix} [, %vm]<br><b>pvxor</b> {%vx   %vix}, {%vy<br>  %vix   %sy   M}, {%vz<br>  %vix} [, %vm] | Vector Exclusive OR |
| VEQV<br>C7 / RV            | <b>veqv</b> {%vx   %vix}, {%vy<br>  %vix   %sy   M}, {%vz<br>  %vix} [, %vm]<br><b>pveqv.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   M},  | Vector Equivalence  |

|                  |                                 |                           |
|------------------|---------------------------------|---------------------------|
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pveqv.up</b> {%vx   %vix},   |                           |
|                  | {%vy   %vix   %sy   M},         |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pveqv</b> {%vx   %vix}, {%vy |                           |
|                  | %vix   %sy   M}, {%vz           |                           |
|                  | %vix} [, %vm]                   |                           |
| VLDZ<br>E7 / RV  | <b>vldz</b> {%vx   %vix}, {%vz  | Vector Leading Zero Count |
|                  | %vix} [, %vm]                   |                           |
|                  | <b>pvldz.lo</b> {%vx   %vix},   |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pvldz.up</b> {%vx   %vix},   |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pvldz</b> {%vx   %vix}, {%vz |                           |
|                  | %vix} [, %vm]                   |                           |
| VPCNT<br>AC / RV | <b>vpcnt</b> {%vx   %vix}, {%vz | Vector Population Count   |
|                  | %vix} [, %vm]                   |                           |
|                  | <b>pvpcnt.lo</b> {%vx   %vix},  |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pvpcnt.up</b> {%vx   %vix},  |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pvpcnt</b> {%vx   %vix},     |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
| VBRV<br>F7 / RV  | <b>vbrv</b> {%vx   %vix}, {%vz  | Vector Bit Reverse        |
|                  | %vix} [, %vm]                   |                           |
|                  | <b>pvbrv.lo</b> {%vx   %vix},   |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pvbrv.up</b> {%vx   %vix},   |                           |
|                  | {%vz   %vix} [, %vm]            |                           |
|                  | <b>pvbrv</b> {%vx   %vix}, {%vz |                           |
|                  | %vix} [, %vm]                   |                           |
| VSEQ<br>99 / RV  | <b>vseq</b> {%vx   %vix}        | Vector Sequential Number  |
|                  | [, %vm]                         |                           |
|                  | <b>pvseq.lo</b> {%vx   %vix}    |                           |
|                  | [, %vm]                         |                           |
|                  | <b>pvseq.up</b> {%vx   %vix}    |                           |
|                  | [, %vm]                         |                           |
|                  | <b>pvseq</b> {%vx   %vix}       |                           |
|                  | [, %vm]                         |                           |

Table 3-18 Vector Shift Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax                                | Description               |
|----------------------------|---|---------------------------|
| VSLL<br>E5 / RV            | <b>vsl</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix   %sy | Vector Shift Left Logical |

|                  |  |                               |
|------------------|--|-------------------------------|
|                  | N} [, %vm]   |                               |
|                  | <b>pvsll.lo</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy   N} [, %vm]         |                               |
|                  | <b>pvsll.up</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy} [, %vm]             |                               |
|                  | <b>pvsll</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix<br>  %sy} [, %vm]                |                               |
| VSLD<br>E4 / RV  | <b>vsld</b> {%vx   %vix}, ({%vy<br>  %vix}, {%vz   %vix}),<br>{%sy   N} [, %vm]          | Vector Shift Left Double      |
| VSRL<br>F5 / RV  | <b>vsrl</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix   %sy<br>  N} [, %vm]             | Vector Shift Right Logical    |
|                  | <b>pvsrl.lo</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy   N} [, %vm]         |                               |
|                  | <b>pvsrl.up</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy} [, %vm]             |                               |
|                  | <b>pvsrl</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix<br>  %sy} [, %vm]                |                               |
| VSRD<br>F4 / RV  | <b>vsrd</b> {%vx   %vix}, ({%vy<br>  %vix}, {%vz   %vix}),<br>{%sy   N} [, %vm]          | Vector Shift Right Double     |
| VSLA<br>E6 / RV  | <b>vsla.w[.ex]</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy   N} [, %vm]      | Vector Shift Left Arithmetic  |
|                  | <b>pvslo.lo[.ex]</b> {%vx<br>  %vix}, {%vz   %vix},<br>{%vy   %vix   %sy   N}<br>[, %vm] |                               |
|                  | <b>pvslo.up</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy} [, %vm]             |                               |
|                  | <b>pvslo</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix<br>  %sy} [, %vm]                |                               |
| VSLAX<br>D4 / RV | <b>vslo.l</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix   %sy<br>  N} [, %vm]           | Vector Shift Left Arithmetic  |
| VSRA<br>F6 / RV  | <b>vsro.w[.ex]</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy   N} [, %vm]      | Vector Shift Right Arithmetic |

|                  |   |                               |
|------------------|---|-------------------------------|
|                  | <b>pvsra.lo</b> [.ex] {%vx<br>  %vix}, {%vz   %vix},<br>{%vy   %vix   %sy   N}<br>[, %vm] |                               |
|                  | <b>pvsra.up</b> {%vx   %vix},<br>{%vz   %vix}, {%vy   %vix<br>  %sy} [, %vm]              |                               |
|                  | <b>pvsra</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix<br>  %sy} [, %vm]                 |                               |
| VSRAX<br>D5 / RV | <b>vsra.l</b> {%vx   %vix}, {%vz<br>  %vix}, {%vy   %vix   %sy<br>  N} [, %vm]            | Vector Shift Right Arithmetic |
| VSFA<br>D7 / RV  | <b>vsfa</b> {%vx   %vix}, {%vz<br>  %vix}, {%sy   N}, {%sz  <br>M} [, %vm]                | Vector Shift Left and Add     |

Table 3-19 Vector Floating-Point Operation Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax   | Description              |
|----------------------------|--|--------------------------|
| VFAD<br>CC / RV            | <b>vfadd.df</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvfadd.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvfadd.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvfadd</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm] | Vector Floating Add      |
| VFSB<br>DC / RV            | <b>vfsb.df</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvfsb.lo</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvfsb.up</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>pvfsb</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]     | Vector Floating Subtract |
| VFMP                       | <b>vfmul.df</b> {%vx   %vix},  | Vector Floating Multiply |

|                   |   |   |
|-------------------|---|---|
| CD / RV           | <pre>{%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfmul.lo</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfmul.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfmul</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]</pre>  |   |
| VFDV<br>DD / RV   | <pre><b>vfdiv.df</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix   %sy   I} [, %vm]</pre>   | Vector Floating Divide                                |
| VFSQRT<br>ED / RV | <pre><b>vfsqrt.df</b> {%vx   %vix}, {%vy   %vix} [, %vm]</pre>  | Vector Floating Square Root                           |
| VFCP<br>FC / RV   | <pre><b>vfcmp.df</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfcmp.lo</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfcmp.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfcmp</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]</pre>  | Vector Floating Compare                               |
| VFCM<br>BD / RV   | <pre><b>vfmax.df</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfmax.lo</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfmax.up</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfmax</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>vfmin.df</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm] <b>pvfmin.lo</b> {%vx   %vix}, {%vy   %vix   %sy   I}, {%vz   %vix} [, %vm]</pre> | Vector Floating Compare and Select<br>Maximum/Minimum |

|                   |  |   |
|-------------------|--|---|
| VF MAD<br>E2 / RV | <p><b>pvfmin.up</b> { %vx   %vix },<br/> { %vy   %vix   %sy   I },<br/> { %vz   %vix } [, %vm]</p> <p><b>pvfmin</b> { %vx   %vix },<br/> { %vy   %vix   %sy   I },<br/> { %vz   %vix } [, %vm]</p> <p><b>vfmad.df</b> { %vx   %vix },<br/> { { { %vy   %vix }, { %vz<br/>   %vix } }   { { %sy   I },<br/> { %vz   %vix } }   { { %vy<br/>   %vix }, { %sy   I } } },<br/> { %vw   %vix } [, %vm]</p> <p><b>pvfmad.lo</b> { %vx   %vix },<br/> { { { %vy   %vix }, { %vz<br/>   %vix } }   { { %sy   I },<br/> { %vz   %vix } }   { { %vy<br/>   %vix }, { %sy   I } } },<br/> { %vw   %vix } [, %vm]</p> <p><b>pvfmad.up</b> { %vx   %vix },<br/> { { { %vy   %vix }, { %vz<br/>   %vix } }   { { %sy   I },<br/> { %vz   %vix } }   { { %vy<br/>   %vix }, { %sy   I } } },<br/> { %vw   %vix } [, %vm]</p> <p><b>pvfmad</b> { %vx   %vix },<br/> { { { %vy   %vix }, { %vz<br/>   %vix } }   { { %sy   I },<br/> { %vz   %vix } }   { { %vy<br/>   %vix }, { %sy   I } } },<br/> { %vw   %vix } [, %vm]</p> | Vector Floating Fused Multiply Add      |
| VF MSB<br>F2 / RV | <p><b>vfm sb.df</b> { %vx   %vix },<br/> { { { %vy   %vix }, { %vz<br/>   %vix } }   { { %sy   I },<br/> { %vz   %vix } }   { { %vy<br/>   %vix }, { %sy   I } } },<br/> { %vw   %vix } [, %vm]</p> <p><b>pvfmsb.lo</b> { %vx   %vix },<br/> { { { %vy   %vix }, { %vz<br/>   %vix } }   { { %sy   I },<br/> { %vz   %vix } }   { { %vy<br/>   %vix }, { %sy   I } } },<br/> { %vw   %vix } [, %vm]</p> <p><b>pvfmsb.up</b> { %vx   %vix },<br/> { { { %vy   %vix }, { %vz<br/>   %vix } }   { { %sy   I },<br/> { %vz   %vix } }   { { %vy<br/>   %vix }, { %sy   I } } },</p>  | Vector Floating Fused Multiply Subtract |

|                   |   |   |
|-------------------|---|---|
| VFNMAD<br>E3 / RV | <pre> {%vw   %vix} [, %vm] <b>pvfmsb</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy   %vix}, {%sy   I} } }, {%vw   %vix} [, %vm] <b>vfnmad.df</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy   %vix}, {%sy   I} } }, {%vw   %vix} [, %vm] <b>pvfnmad.lo</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy   %vix}, {%sy   I} } }, {%vw   %vix} [, %vm] <b>pvfnmad.up</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy   %vix}, {%sy   I} } }, {%vw   %vix} [, %vm] <b>pvfnmad</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy   %vix}, {%sy   I} } }, {%vw   %vix} [, %vm] </pre> | Vector Floating Fused Negative<br>Multiply Add      |
| VFNMSB<br>F3 / RV | <pre> <b>vfnmsb.df</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy   %vix}, {%sy   I} } }, {%vw   %vix} [, %vm] <b>pvfnmsb.lo</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy   %vix}, {%sy   I} } }, {%vw   %vix} [, %vm] <b>pvfnmsb.up</b>  {%vx   %vix}, { { {%vy   %vix}, {%vz   %vix} }   { {%sy   I}, {%vz   %vix} }   { {%vy </pre>  | Vector Floating Fused Negative<br>Multiply Subtract |



|                   |   |   |
|-------------------|---|---|
|                   | %vix}, {%sy   I} } },<br>{%vw   %vix} [, %vm]   |   |
|                   | <b>pvfnmsb</b> {%vx   %vix},<br>{ { {%vy   %vix}, {%vz<br>  %vix} }   { {%sy   I},<br>{%vz   %vix} }   { {%vy<br>  %vix}, {%sy   I} } } },<br>{%vw   %vix} [, %vm]  |   |
| VRCP<br>E1 / RV   | <b>vrcp.df</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]<br><b>pvrpc.lo</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]<br><b>pvrpc.up</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]<br><b>pvrpc</b> {%vx   %vix}, {%vy<br>  %vix} [, %vm]  | Vector Floating Reciprocal                |
| VRSQRT<br>F1 / RV | <b>vrsqrt.df[.nex]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]<br><b>pvrqrt.lo[.nex]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]<br><b>pvrqrt.up[.nex]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]<br><b>pvrqrt[.nex]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]           | Vector Floating Reciprocal Square<br>Root |
| VFIX<br>E8 / RV   | <b>vcvt.w.df[.ex][.rd]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]<br><b>pvcvt.w.s.lo[.rd]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]<br><b>pvcvt.w.s.up[.rd]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]<br><b>pvcvt.w.s[.rd]</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm] | Vector Convert to Fixed Point             |
| VFIXX<br>A8 / RV  | <b>vcvt.l.d[.rd]</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]  | Vector Convert to Fixed Point             |
| VFLT<br>F8 / RV   | <b>vcvt.df.w</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]<br><b>pvcvt.s.w.lo</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]<br><b>pvcvt.s.w.up</b> {%vx   | Vector Convert to Floating Point          |

|                  |  |                                  |
|------------------|--|----------------------------------|
|                  | %vix}, {%vy   %vix}<br>[, %vm]                         |                                  |
|                  | <b>pvcvt.s.w</b> {%vx   %vix},<br>{%vy   %vix} [, %vm] |                                  |
| VFLTX<br>B8 / RV | <b>vcvt.d.l</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]  | Vector Convert to Floating Point |
| VCVD<br>8F / RV  | <b>vcvt.d.s</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]  | Vector Convert to Single-Format  |
| VCVS<br>9F / RV  | <b>vcvt.s.d</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]  | Vector Convert to Double-Format  |

Table 3-20 Vector Mask Arithmetic Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax   | Description  |
|----------------------------|--|--|
| VMRG<br>D6 / RV            | <b>vmrg</b> {%vx   %vix}, {%vy<br>  %vix   %sy   I}, {%vz<br>  %vix} [, %vm]<br><b>vmrg.l</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm]<br><b>vmrg.w</b> {%vx   %vix},<br>{%vy   %vix   %sy   I},<br>{%vz   %vix} [, %vm] | Vector Merge   |
| VSHF<br>BC / RV            | <b>vshf</b> {%vx   %vix}, {%vy<br>  %vix}, {%vz   %vix},<br>{%sy   N}  | Vector Shuffle<br><br>N = 0 - 15   |
| VCP<br>8D / RV             | <b>vcp</b> {%vx   %vix}, {%vz<br>  %vix}[, %vm]  | Vector Compress  |
| VEX<br>9D / RV             | <b>vex</b> {%vx   %vix}, {%vz<br>  %vix}[, %vm]  | Vector Expand  |
| VFMK<br>B4 / RV            | <b>vfmk.l.cf</b> %vmx, {%vz<br>  %vix} [, %vm]   | Vector Form Mask<br><br>If <i>cf</i> is "af" or "at", %vz can be<br>omitted.<br>If <i>cf</i> is "at", <i>cf</i> can be omitted.        |
| VFMS<br>B5 / RV            | <b>vfmk.w.cf</b> %vmx, {%vz<br>  %vix} [, %vm]<br><b>pvfmk.w.lo.cf</b> %vmx,<br>{%vz   %vix} [, %vm]<br><b>pvfmk.w.up.cf</b> %vmx,<br>{%vz   %vix} [, %vm]   | Vector Form Mask Single<br><br>If <i>cf</i> is "af" or "at", %vz can be<br>omitted.<br>If <i>cf</i> is "at", <i>cf</i> can be omitted. |
| VFMF<br>B6 / RV            | <b>vfmk.df.cf</b> %vmx, {%vz<br>  %vix} [, %vm]<br><b>pvfmk.s.lo.cf</b> %vmx, {%vz<br>  %vix} [, %vm]  | Vector Form Mask Floating Point<br><br>If <i>cf</i> is "af" or "at", %vz can be<br>omitted.  |

**pvfmk.s.up.cf** %vmx,            If *cf* is "at", *cf* can be omitted.  
 {%vz | %vix} [, %vm]

Table 3-21 Vector Recursive Relation Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax                                       | Description                                |
|----------------------------|--|--|
| VSUMS<br>EA / RV           | <b>vsum.w</b> [.ex] {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]       | Vector Sum Single                          |
| VSUMX<br>AA / RV           | <b>vsum.l</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]                | Vector Sum                                 |
| VFSUM<br>EC / RV           | <b>vfsum.df</b> {%vx   %vix},<br>{%vy   %vix} [, %vm]              | Vector Floating Sum                        |
| VMAXS<br>BB / RV           | <b>vrmaxs.w.pos</b> [.ex] {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm] | Vector Maximum/Minimum Single              |
|                            | <b>vrmins.w.pos</b> [.ex] {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm] |  |
| VMAXX<br>AB / RV           | <b>vrmaxs.l.pos</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]       | Vector Maximum/Minimum                     |
|                            | <b>vrmins.l.pos</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]       |  |
| VFMAX<br>AD / RV           | <b>vfrmax.df.pos</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]      | Vector Floating Maximum/Minimum            |
|                            | <b>vfrmin.df.pos</b> {%vx<br>  %vix}, {%vy   %vix}<br>[, %vm]      |  |
| VRAND<br>88 / RV           | <b>vrand</b> {%vx   %vix}, {%vy<br>  %vix} [, %vm]                 | Vector Reduction AND                       |
| VROR<br>98 / RV            | <b>vror</b> {%vx   %vix}, {%vy<br>  %vix} [, %vm]                  | Vector Reduction OR                        |
| VRXOR<br>89 / RV           | <b>vrxor</b> {%vx   %vix}, {%vy<br>  %vix} [, %vm]                 | Vector Reduction Exclusive OR              |
| VFIA<br>CE / RV            | <b>vfia.df</b> {%vx   %vix},<br>{%vy   %vix}, {%sy   I}            | Vector Floating Iteration Add              |
| VFIS<br>DE / RV            | <b>vfis.df</b> {%vx   %vix}, {%vy<br>  %vix}, {%sy   I}            | Vector Floating Iteration Subtract         |
| VFIM<br>CF / RV            | <b>vfim.df</b> {%vx   %vix},<br>{%vy   %vix}, {%sy   I}            | Vector Floating Iteration Multiply         |
| VFIAM<br>EE / RV           | <b>vfiame.df</b> {%vx   %vix},<br>{%vy   %vix}, {%vz               | Vector Floating Iteration Add and Multiply |

|                  |   |  |
|------------------|---|--|
| VFISM<br>FE / RV | %vix}, {%sy   I}<br><b>vfism.df</b> {%vx   %vix},<br>{%vy   %vix}, {%vz<br>  %vix}, {%sy   I} | Vector Floating Iteration Subtract and<br>Multiply |
| VFIMA<br>EF / RV | <b>vfima.df</b> {%vx   %vix},<br>{%vy   %vix}, {%vz<br>  %vix}, {%sy   I}                     | Vector Floating Iteration Multiply and<br>Add      |
| VFIMS<br>FF / RV | <b>vfims.df</b> {%vx   %vix},<br>{%vy   %vix}, {%vz<br>  %vix}, {%sy   I}                     | Vector Floating Iteration Multiply and<br>Subtract |

Table 3-22 Vector Gatering/Scattering Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax   | Description          |
|----------------------------|--|----------------------|
| VGT<br>A1 / RVM            | <b>vgt</b> [{nc}] {%vx   %vix},<br>{%vy   %vix   %sw}, {%sy<br>  I}, {%sz   Z} [, %vm]           | Vector Gather        |
| VG TU<br>A2 / RVM          | <b>vgtu</b> [{nc}] {%vx   %vix},<br>{%vy   %vix   %sw}, {%sy<br>  I}, {%sz   Z} [, %vm]          | Vector Gather Upper  |
| VG TL<br>A3 / RVM          | <b>vgtl</b> [.ex] [{nc}] {%vx<br>  %vix}, {%vy   %vix<br>  %sw}, {%sy   I}, {%sz  <br>Z} [, %vm] | Vector Gather Lower  |
| VSC<br>B1 / RVM            | <b>vsc</b> [.nc] [.ot] {%vx   %vix},<br>{%vy   %vix   %sw}, {%sy<br>  I}, {%sz   Z} [, %vm]      | Vector Scatter       |
| VSCU<br>B2 / RVM           | <b>vscu</b> [.nc] [.ot] {%vx   %vix},<br>{%vy   %vix   %sw}, {%sy<br>  I}, {%sz   Z} [, %vm]     | Vector Scatter Upper |
| VSCL<br>B3 / RVM           | <b>vscl</b> [.nc] [.ot] {%vx   %vix},<br>{%vy   %vix   %sw}, {%sy<br>  I}, {%sz   Z} [, %vm]     | Vector Scatter Lower |

Table 3-23 Vector Mask Register Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax     | Description     |
|----------------------------|----------------------------------|-----------------|
| ANDM<br>84 / RV            | <b>andm</b> %vmx, %vmy, %vm<br>z | AND VM          |
| ORM<br>85 / RV             | <b>orm</b> %vmx, %vmy, %vmz      | OR VM           |
| XORM<br>86 / RV            | <b>xorm</b> %vmx, %vmy, %vmz     | Exclusive OR VM |

|                 |                              |                        |
|-----------------|------------------------------|------------------------|
| EQVM<br>87 / RV | <b>eqvm</b> %vmx, %vmy, %vmz | Equivalence VM         |
| NNDM<br>94 / RV | <b>nndm</b> %vmx, %vmy, %vmz | Negate AND VM          |
| NEGM<br>95 / RV | <b>negm</b> %vmx, %vmy       | Negate VM              |
| PCVM<br>A4 / RV | <b>pcvm</b> %sx, %vmy        | Population Count of VM |
| LZVM<br>A5 / RV | <b>lzvm</b> %sx, %vmy        | Leading Zero of VM     |
| TOVM<br>A6 / RV | <b>tovm</b> %sx, %vmy        | Trailing One of VM     |

Table 3-24 Vector Control Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax | Description                |
|----------------------------|------------------------------|----------------------------|
| LVL<br>BF / RR             | <b>lvl</b> {%sy   I}         | Load VL                    |
| SVL<br>2F / RR             | <b>svl</b> %sx               | Save VL                    |
| SMVL<br>2E / RR            | <b>smvl</b> %sx              | Save Maximum Vector Length |
| LVIX<br>AF / RR            | <b>lvix</b> {%sy   N}        | Load Vector Data Index     |

N = 0 - 63

Table 3-25 Control Instructions

| Instruction<br>Code/Format | Assembler Mnemonic<br>Syntax | Description              |
|----------------------------|------------------------------|--------------------------|
| SIC<br>28 / RR             | <b>sic</b> %sx               | Save Instruction Counter |
| LPM<br>3A / RR             | <b>lpm</b> %sy               | Load Program Mode Flags  |
| SPM<br>2A / RR             | <b>spm</b> %sx               | Save Program Mode Flags  |
| LFR<br>69 / RR             | <b>lfr</b> {%sy   N}         | Load Flag Register       |

N = 0 - 63

|                 |  |                             |
|-----------------|--|-----------------------------|
| SFR<br>29 / RR  | <b>sfr</b> %sx   | Safe Flag Register          |
| SMIR<br>22 / RR | <b>smir</b> %sx, I<br><b>smir</b> %sx, %usrcc<br><b>smir</b> %sx, %psw | Save Miscellaneous Register |

I = 0 - 2, 7 - 11, 16 - 30

|                   |  |   |
|-------------------|--|---|
|                   | <b>smir</b> %sx, %sar  | MM = 0 - 3  |
|                   | <b>smir</b> %sx, %pmmr   | NN = 0 - 14   |
|                   | <b>smir</b> %sx, %pmcrMM   |   |
|                   | <b>smir</b> %sx, %pmcNN  |   |
| NOP<br>79 / RR    | <b>nop</b>   | No Operation  |
| MONC<br>3F / RR   | <b>monc</b> [N, N, N]<br><b>monc.hdb</b> [N, N, N]                                       | Monitor Call<br><br>2nd and 3rd operand : N = 0 - 255           |
| LCR<br>40 / RR    | <b>lcr</b> %sx, {%sy I}, {%sz Z}   | Load Communication Register                                     |
| SCR<br>50 / RR    | <b>scr</b> %sx, {%sy I}, {%sz Z}   | Store Communication Register                                    |
| TSCR<br>41 / RR   | <b>tscr</b> %sx, {%sy I}, {%sz Z}  | Test and Set Communication Register                             |
| FIDCR<br>51 / RR  | <b>fidcr</b> %sx, {%sy I}, I   | Fetch and Increment/Decrement CR<br><br>3rd operand : N = 0 - 7 |
| TS1AM<br>42 / RRM | <b>ts1am.l</b> %sx, {%sz   AS},<br>{%sy N}<br><b>ts1am.w</b> %sx, {%sz   AS},<br>{%sy N} | Test and Set 1 AM   |
| TS2AM<br>43 / RRM | <b>ts2am</b> %sx, {%sz   AS},<br>{%sy N}   | Test and Set 2 AM   |
| TS3AM<br>52 / RRM | <b>ts3am</b> %sx, {%sz   AS},<br>{%sy N}   | Test and Set 3 AM   |
| ATMAM<br>53 / RRM | <b>atmam</b> %sx, {%sz   AS},<br>{%sy N}   | N = 0 or 1<br>Atomic AM   |
| CAS<br>62 / RRM   | <b>cas.l</b> %sx, {%sz   AS},<br>{%sy I}<br><b>cas.w</b> %sx, {%sz   AS},<br>{%sy I}     | N = 0 - 2<br>Compare and Swap                                   |
| FENCE<br>20 / RR  | <b>fencei</b><br><b>fencem</b> I<br><b>fencec</b> I                                      | Fence<br><br>fencem : I = 1 - 3<br>Fencec : I = 1 - 7           |
| SVOB<br>30 / RR   | <b>svob</b>  | Set Vector Out-of-order memory<br>access Boundary               |
| BSWP<br>2B / RR   | <b>bswp</b> %sx, {%sz   M}, I  | Byte Swap<br><br>I = 0 or 1                                     |

Table 3-26 Host Memory Access Instructions

| <b>Instruction<br/>Code/Format</b> | <b>Assembler Mnemonic<br/>Syntax</b>   | <b>Description</b> |
|------------------------------------|--|--------------------|
| LHM<br>21 / RRM                    | <b>lhm.b</b> %sx, HM<br><b>lhm.h</b> %sx, HM<br><b>lhm.w</b> %sx, HM<br><b>lhm.l</b> %sx, HM | Load Host Memory   |
| SHM<br>31 / RRM                    | <b>shm.b</b> %sx, HM<br><b>shm.h</b> %sx, HM<br><b>shm.w</b> %sx, HM<br><b>shm.l</b> %sx, HM | Store Host Memory  |

## Appendix A History

### A.1 History table

|           |         |                    |
|-----------|---------|--------------------|
| Nov. 2018 | Rev. 1  | Create a new entry |
| Apr. 2018 | Rev.1.1 | Revise             |
| Dec. 2018 | Rev.1.2 | Revise             |

### A.2 Change notes

The following changes are done in this edition.

- The design of document is changed.