

**Vector Engine Assembly
Language Reference Manual**

SX-Aurora TSUBASA

Proprietary Notice

The information disclosed in this document is the property of NEC Corporation (NEC) and/or its licensors. NEC and/or its licensors, as appropriate, reserve all patent, copyright, and other proprietary rights to this document, including all design, manufacturing, reproduction, use and sales rights thereto, except to the extent said rights are expressly granted to others.

Related Documents

- SX-Aurora TSUBASA Architecture Manual

Remarks

All product, brand, or trade names in this publication are the trademarks or registered trademarks of their respective owners.

(C) NEC Corporation 2018

Contents

Chapter1 Assembler Operation.....	1
1.1 Command-line Syntax.....	1
Chapter2 Pseudo-Instructions	2
2.1 Section definition pseudo-instructions.....	2
2.1.1 .section	2
2.1.2 . text	2
2.1.3 . data.....	2
2.1.4 . bss	2
2.2 Data Definition Pseudo-Instructions	2
2.2.1 .2byte, .4byte, 8byte.....	2
2.2.2 .byte.....	2
2.2.3 .short.....	3
2.2.4 .word.....	3
2.2.5 .int	3
2.2.6 .long	3
2.2.7 .quad	4
2.2.8 .llong	4
2.3 Miscellaneous Pseudo-Instructions	4
2.3.1 .file.....	4
2.3.2 .ident.....	4
Chapter3 Assembler Syntax.....	5
3.1 Statement Syntax.....	5
3.2 Operand Description Format.....	5
3.2.1 Register Notations	5
3.2.2 Effective Address Notations	6
3.2.3 Immediate value Notations	7
3.2.4 Prefix Notations.....	7
3.2.5 Suffix Notations.....	8
3.3 Instruction Mnemonics	8
3.3.1 List of Notations	8
3.3.2 Instruction Set	10

Appendix A	History	34
A.1	History table	34
A.2	Change notes.....	34

List of tables

Table 3-1 Register Notations	5
Table 3-2 Register Aliases.....	5
Table 3-3 Immediate Value Notations.....	7
Table 3-4 Prefix Notations	8
Table 3-5 Suffix Notations	8
Table 3-6 List of Notations (operands).....	8
Table 3-7 Lists of Notation (Mnemonic suffix)	9
Table 3-8 Lits of notation (Description).....	10
Table 3-9 Transferring Instructions	10
Table 3-10 Fixed-Point Arithmetic Operation Instructions	11
Table 3-11 Logical Arithmetic Operation Instructions	12
Table 3-12 Shift Instructions.....	13
Table 3-13 Floating-point Arithmetic Operation Instructions.....	13
Table 3-14 Branch Instructions.....	15
Table 3-15 Vector Transfer Instructions	15
Table 3-16 Vector Fixed-Point Arithmetic Operation Instructions.....	17
Table 3-17 Vector Logical Arithmetic Operation Instructions	20
Table 3-18 Vector Shift Instructions	21
Table 3-19 Vector Floating-Point Operation Instructions	23
Table 3-20 Vector Mask Arithmetic Instructions	28
Table 3-21 Vector Recursive Relation Instructions	29
Table 3-22 Vector Gatering/Scattering Instructions	30
Table 3-23 Vector Mask Register Instructions	30
Table 3-24 Vector Control Instructions	31
Table 3-25 Control Instructions	31
Table 3-25 Host Memory Access Instructions.....	33

Chapter1 Assembler Operation

This chapter describes Vector Engine assembler command-line syntax.

1.1 Command-line Syntax

nas [options] file ...

Chapter2 Pseudo-Instructions

This chapter describes Vector Engine assembler pseudo-instructions which are supported by Vector Engine.

2.1 Section definition pseudo-instructions

2.1.1 .section

Format:

```
.section name[, "flags"[, @type[, flag_specific_arguments]]]
```

2.1.2 .text

Format:

```
.text [subsection]
```

2.1.3 .data

Format:

```
.data [subsection]
```

2.1.4 .bss

Format:

```
.bss [.subsection]
```

2.2 Data Definition Pseudo-Instructions

2.2.1 .2byte, .4byte, 8byte

Format:

```
.2byte EXPRESSIONS  
.4byte EXPRESSIONS  
.8byte EXPRESSIONS
```

Description:

These directives write unaligned 2, 4 or 8 byte values to the output section.

2.2.2 .byte

Format:

```
.byte EXPRESSIONS
```

Description:

.byte expects zero or more expressions, separated by commas. Each expression is assembled into the next byte.

2.2.3 .short

Format:

.short EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 16 bits (2 bytes).

2.2.4 .word

Format:

.word EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

2.2.5 .int

Format:

.int EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 32 bits (4 bytes).

2.2.6 .long

Format:

.long EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

2.2.7 .quad

Format:

.quad EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

2.2.8 .llong

Format:

.llong EXPRESSIONS

Description:

Expect zero or more EXPRESSIONS, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order is little endian and bit size of the number is 64 bits (8 bytes).

2.3 Miscellaneous Pseudo-Instructions

2.3.1 .file

Format:

.file "*string*"

2.3.2 .ident

Format:

.ident "*string*"

Description:

string is emitted to the ".comment" section.

Chapter3 Assembler Syntax

3.1 Statement Syntax

A statement of the Vector Engine assembly language is represented as the following format.

[*label*] <*instruction*> [<*operand*>[, <*operand*> …]]

3.2 Operand Description Format

The register, immediate values, and effective address can only be described in the operand.

3.2.1 Register Notations

Table 3-1 shows the register notations used in the Vector Engine assembly language.

See also Chapter 3 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-1 Register Notations

Register	Syntax
Scalar register	%sn (n=0 ? 63)
Vector register	%vn (n=0 ? 63)
Vector mask register	%vmn (n=0 ? 15)
Vector index register	%vix

Table 3-2 Register Aliases

Alias (actual register/immediate)	Syntax
Stack pointer (%s11)	%sp
Frame pointer (%s9)	%fp
Stack limit (%s8)	%sl
Link register (%s10)	%lr
Thread pointer (%s14)	%tp
Outer register(%s12)	%outer
Info area register(%s17)	%info
Global offset table register(%s15)	%got
Procedure linkage table register(%s16)	%plt
User clock counter (0)	%usrcc
Program status word (1)	%psw
Store address register (2)	%sar
Performance monitor mode register (7)	%pmmr

Performance monitor configuration register (8-11)	%pmcrm (m=0-3)
Performance monitor counter (16-30)	%pmcn (n=0-14)

3.2.2 Effective Address Notations

ASX are address syllable for RM and CF formats. The following are address syllable formats. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

- (1) **disp**
- (2) **disp** (, *base*)
- (3) **disp** (*index*)
- (4) **disp** (*index*, *base*)
- (5) (, *base*)
- (6) (*index*)
- (7) (*index*, *base*)

base specifies a scalar register; *index* specifies a scalar register or immediate data in the range of -64 to 63; and **disp** specifies a label name or absolute value.

AS format is the same as ASX but it can not accept *index*. Therefore, the following are acceptable.

- (1) **disp**
- (2) **disp**(, *base*)
- (3) (, *base*)

When it is RRM format, a comma is omitted as follows.

- (1) **disp**
- (2) **disp**(*base*)
- (3) (*base*)

HM is address syllable for RRM format. The following are address syllable formats.

- (1) *base*
- (2) *(base)*
- (3) **disp**(*base*)

base specifies a scalar register and **disp** specifies an immediate value.

3.2.3 Immediate value Notations

Table 3-3 shows immediate value notations. See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-3 Immediate Value Notations

Manual Description	Syntax	Meaning
I	Expression including only integer constants D (octal, decimal or hexadecimal constants)	Immediate value to be set in Ry of RR-type instruction. The lower 7 bits of the integer constant specified by the expression are set.
N	Expression including only integer constants (octal, decimal or hexadecimal constants)	
M	(m)0 or (m)1 M: Integer in the range 0-63	When (m)0 is specified, 64-bit immediate value having m zeros from left and (64-m) ones. When (m)1 is specified, 64-bit immediate value having m ones from left and (64-m) zeros.
Z		Immediate 0 (zero) value if whatever immediate value is specified

3.2.4 Prefix Notations

Table 3-4 Prefix Notations

Prefix	Meaning
%hi(<i>label</i>)	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
%lo(<i>label</i>)	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value

Note It'll be expected to eliminate this Pseudo-Instruction from now on.

3.2.5 Suffix Notations

Table 3-5 Suffix Notations

Suffix	Meaning
<i>label</i> @hi	Get upper 32-bit of the address ' <i>label</i> ' or the immediate value
<i>label</i> @lo	Get lower 32-bit of the address ' <i>label</i> ' or the immediate value
<i>label</i> @pc_hi	Get upper 32-bit of the relative address to ' <i>label</i> '
<i>label</i> @pc_lo	Get lower 32-bit of the relative address to ' <i>label</i> '
<i>label</i> @got_hi	Get upper 32-bit of the address of GOT entry of ' <i>label</i> '
<i>label</i> @got_lo	Get lower 32-bit of the address of GOT entry of ' <i>label</i> '
<i>label</i> @gotoff_hi	Get upper 32-bit of the relative address from GOT to ' <i>label</i> '
<i>label</i> @gotoff_lo	Get lower 32-bit of the relative address from GOT to ' <i>label</i> '
<i>label</i> @plt_hi	Get upper 32-bit of the address of PLT entry of ' <i>label</i> '
<i>label</i> @plt_lo	Get lower 32-bit of the address of PLT entry of ' <i>label</i> '

3.3 Instruction Mnemonics

This section describes the syntax of the instruction mnemonics.

3.3.1 List of Notations

Table 3-6 List notations used in the descriptions of the syntax of instruction mnemonics.

See also Chapter 5 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-6 List of Notations (operands)

Notation	Description
AS	Address syllable
ASX	Address syllable
HM	Address syllable for host memory
%sx, %sy, %sz	Scalar register
%vx, %vy, %vz	Vector register
%vm	Vector mask register
%vix	Vector index register
I	Immediate value (used for arithmetic operations) in the range from -64 to 63.

N	Immediate value (used for the number of shifts, element number, interelement distance, etc) in the range from 0 to 127.
M	(m)0 or (m)1 format is specified, m is an integer in the range from 0 to 63.
Z	Immediate value 0 (zero)

Some instructions can change their function when their mnemonics are followed by suffixes as Table 3-7.

Table 3-7 Lists of Notation (Mnemonic suffix)

Suffix	Description
<i>df</i>	Data format l: 64 bit integer w: 32 bit integer d: 64 bit floating point s: 32 bit floating point
<i>ex</i>	Extension sx: Sign extension zx or <i>NONE</i> : Zero extension
<i>bp</i>	Branch Prediction <i>NONE</i> : No branch prediction nt: Not taken t: Taken
<i>cf</i>	Condition Field af: Always false gt: Greater than lt: Less than ne: Not equal eq: Equal ge: Greater than or equal le: Less than or equal num: Is number nan: Is NaN (Not a number) gtnan: Greater than or NaN ltnan: Less than or NaN nenan: Not equal or NaN eqnan: Equal or NaN genan: Greater than equal or NaN lenan: Greater than equal or NaN at or <i>NONE</i> : Always true
<i>rd</i>	Rounding Mode <i>NONE</i> : According to PSW rz: Round toward Zero rp: Round toward Plus infinity

	rm: Round toward Minus infinity
	rn: Round to Nearest (ties to Even)
	ra: Round to Nearest (ties to Away)
<i>nc</i>	Not cached on ADB
<i>ot</i>	Overtake
<i>nex</i>	No Exception
<i>pos</i>	Position
	fst: First element
	lst: Last element

Table 3-8 Lits of notation (Description)

Operator	Description
M(A,B)	B-byte memory contents or location at the effective address given by the contents of A. B can be omitted, and in that case B is regarded as 1.
EA	Operation address, calculated by each fields of an instruction.
A[i:j]	Operation address, calculated by each fields of an instruction. from bit i to bit j of register A
A ← B	Storing (moving) of the contents of B into A.
Sx	Immediate value or S register designated by x field of instruction word.
Sy	Immediate value or S register designated by y
Sz	Immediate value or S register designated by z
mod(A, B)	The remainder of A divided by B
sext(A, B)	B-bit value is generated by expanding sign bit (Most significant bit) of A.
cond(A, B, C)	The result of comparison B and C in A condition. C can be omitted and in this case C is handled as 0. Refer to the chapter 5 for system interpretation of comparison condition
max(A, B)	Maximum value of A and B.
min(A, B)	Minimum value of A and B.

3.3.2 Instruction Set

This section lists the syntax and function of instruction mnemonics. See also Chapter 8 of SX-Aurora TSUBASA Architecture Manual for details.

Table 3-9 Transferring Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
LEA	lea %sx, ASX	Load Effective Address
06 / RM	lea.sl %sx, ASX	

LDS	ld %sx, ASX	Load S
01 / RM		
LDU	ldu %sx, ASX	Load S Upper
02 / RM		
LDL	ldl [.ex] %sx, ASX	Load S Lower
03 / RM		
LD2B	ld2b [.ex] %sx, ASX	Load 2B
04 / RM		
LD1B	ld1b [.ex] %sx, ASX	Load 1B
05 / RM		
STS	st %sx, ASX	Store S
11 / RM		
STU	stu %sx, ASX	Store S Upper
12 / RM		
STL	stl %sx, ASX	Store S Lower
13 / RM		
ST2B	st2b %sx, ASX	Store 2B
14 / RM		
ST1B	st1b %sx, ASX	Store 1B
15 / RM		
D LDS	dld %sx, ASX	Dismissable Load S
09 / RM		
D LDU	dldu %sx, ASX	Dismissable Load Upper
0A / RM		
D LDL	dldl [.ex] %sx, ASX	Dismissable Load Lower
0B / RM		
PFCH	pfch ASX	Pre Fetch
0C / RM		
CMOV	cmove.df [.cf] %sx, { %sz M },	Conditional Move
3B / RR	{ %sy I }	

Table 3-10 Fixed-Point Arithmetic Operation Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
ADD 48 / RR	addu.l %sx,{ %sy I }, { %sz M } addu.w %sx,{ %sy I }, { %sz M }	Add
ADS 4A / RR	adds.w [.ex] %sx, { %sy I }, { %sz M }	Add Single
ADX 59 / RR	adds.l %sx, { %sy I }, { %sz M }	Add
SUB 58 / RR	subu.l %sx, { %sy I }, { %sz M } subu.w %sx, { %sy I },	Subtract

	{%osz M}	
SBS	subs.w [.ex] %sx, {%sy I},	Subtract Single
5A / RR	{%osz M}	
SBX	subs.l %sx, {%sy I}, {%sz	Subtract
5B / RR	M}	
MPY	mulu.l %sx, {%sy I},	Multiply
49 / RR	{%osz M}	
	mulu.w %sx, {%sy I},	
	{%osz M}	
MPS	muls.w [.ex] %sx, {%sy I},	Multiply Single
4B / RR	{%osz M}	
MPX	muls.l %sx, {%sy I},	Multiply
6E / RR	{%osz M}	
MPD	muls.l.w %sx, {%sy I},	Multiply
6B / RR	{%osz M}	
DIV	divu.l %sx, {%sy I},	Divde
6F / RR	{%osz M}	
	divu.w %sx, {%sy I},	
	{%osz M}	
DVS	divs.w [.ex] %sx, {%sy I},	Divide Single
7B / RR	{%osz M}	
DVX	divs.l %sx, {%sy I},	Divide
7F / RR	{%osz M}	
CMP	cmpu.l %sx, {%sy I},	Compare
55 / RR	{%osz M}	
	cmpu.w %sx, {%sy I},	
	{%osz M}	
CPS	cmps.w [.ex] %sx, {%sy I},	Compare Single
7A / RR	{%osz M}	
CPX	cmps.l %sx, {%sy I},	Compare
6A / RR	{%osz M}	
CMS	maxs.w [.ex] %sx, {%sy I},	Compare and Select
78 / RR	{%osz M}	Maximum/Mininum Single
	mins.w [.ex] %sx, {%sy I},	
	{%osz M}	
CMX	maxs.l %sx, {%sy I},	Compare and Select
68 / RR	{%osz M}	Maximum/Minimum
	mins.l %sx, {%sy I},	
	{%osz M}	

Table 3-11 Logical Arithmetic Operation Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
AND 44 / RR	and %sx, {%sy I}, {%sz M}	AND

OR	or %sx, { %sy I }, { %sz M }	OR
45 / RR		
XOR	xor %sx, { %sy I }, { %sz M }	Exclusive OR
46 / RR		
EQV	eqv %sx, { %sy I }, { %sz M }	Equivalence
47 / RR		
NND	nnd %sx, { %sy I }, { %sz M }	Negate AND
54 / RR		
MRG	mrg %sx, { %sy I }, { %sz M }	Merge
56 / RR		
LDZ	ldz %sx, { %sz M }	Leading Zero Count
67 / RR		
PCNT	pcnt %sx, { %sz M }	Population Count
38 / RR		
BRV	brv %sx, { %sz M }	Bit Reverse
39 / RR		

Table 3-12 Shift Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
SLL	sll %sx, { %sz M }, { %sy N }	Shift Left Logical
65 / RR		
SLD	sld %sx, { %sz M }, { %sy N }	Shift Left Double
64 / RR		
SRL	srl %sx, { %sz M }, { %sy N }	Shift Right Logical
75 / RR		
SRD	srd %sx, { %sz M }, { %sy N }	Shift Right Double
74 / RR		
SLA	sla.w [.ex] %sx, { %sz M }, { %sy N }	Shift Left Arithmetic
66 / RR		
SLAX	sla.l %sx, { %sz M }, { %sy N }	Shift Left Arithmetic
57 / RR		
SRA	sra.w [.ex] %sx, { %sz M }, { %sy N }	Shift Right Arithmetic
76 / RR		
SRAX	sra.l %sx, { %sz M }, { %sy N }	Shift Right Arithmetic
77 / RR		

Table 3-13 Floating-point Arithmetic Operation Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
FAD	fadd.d %sx, { %sy I }, { %sz M }	Floating Add
4C / RR	fadd.s %sx, { %sy I },	

	{%sz M}	
FSB	fsub.d %sx, {%sy I},	Floating Subtract
5C / RR	{%sz M}	
	fsub.s %sx, {%sy I},	
	{%sz M}	
FMP	fmul.d %sx, {%sy I},	Floating Multiply
4D / RR	{%sz M}	
	fmul.s %sx, {%sy I},	
	{%sz M}	
FDV	fdiv.d %sx, {%sy I},	Floating Divide
5D / RR	{%sz M}	
	fdiv.s %sx, {%sy I},	
	{%sz M}	
FCP	fcmp.d %sx, {%sy I},	Floating Compare
7E / RR	{%sz M}	
	fcmp.s %sx, {%sy I},	
	{%sz M}	
FCM	fmax.d %sx, {%sy I},	Floating Compare and Select
3E / RR	{%sz M}	Maximum/Minimum
	fmax.s %sx, {%sy I},	
	{%sz M}	
	fmin.d %sx, {%sy I},	
	{%sz M}	
	fmin.s %sx, {%sy I},	
	{%sz M}	
FAQ	fadd.q %sx, {%sy I},	Floating Add Quadruple
6C / RR	{%sz M}	
FSQ	fsub.q %sx, {%sy I},	Floating Subtract Quadruple
7C / RR	{%sz M}	
FMQ	fmul.q %sx, {%sy I},	Floating Multiply Quadruple
6D / RR	{%sz M}	
FCQ	fcmp.q %sx, {%sy I},	Floating Compare Quadruple
7D / RR	{%sz M}	
FIX	cvt.w.d [.ex][.rd] %sx,	Convert to Fixed Point
4E / RR	{%sy I}	
	cvt.w.s [.ex][.rd] %sx,	
	{%sy I}	
FIXX	cvt.l.d [.rd] %sx, {%sy I}	Convert to Fixed Point
4F / RR		
FLT	cvt.d.w %sx, {%sy I}	Convert to Floating Point
5E / RR	cvt.s.w %sx, {%sy I}	
FLTX	cvt.d.l %sx, {%sy I}	Convert to Floating Point
5F / RR		
CVD	cvt.d.s %sx, {%sy I}	Convert to Double-format
0F / RR	cvt.d.q %sx, {%sy I}	
CVS	cvt.s.d %sx, {%sy I}	Convert to Single-format
1F / RR	cvt.s.q %sx, {%sy I}	

CVQ 2D / RR	cvt.q.d %sx, { %sy I } cvt.q.s %sx, { %sy I }	Convert to Quadruple-format
----------------	--	-----------------------------

Table 3-14 Branch Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
BC 19 / CF	b [cf].l[.bp] [{%sy I},] AS	Branch on Condition If cf is "af" or "at", %sz can be omitted.
BCS 1B / CF	b [cf].w[.bp] [{%sy I},] AS	If cf is "at", cf can be omitted. Branch on Condition Single
BCF 1C / CF	b [cf].d[.bp] [{%sy I},] AS b [cf].s[.bp] [{%sy I},] AS	If cf is "af" or "at", %sz can be omitted. If cf is "at", cf can be omitted. Branch on Condition Floating Point
BCR 18 / CF	br [cf].l[.bp] { %sy I }, { %sz Z }, AS br [cf].w[.bp] { %sy I }, { %sz Z }, AS br [cf].d[.bp] { %sy I }, { %sz Z }, AS br [cf].s[.bp] { %sy I }, { %sz Z }, AS	If cf is "af" or "at", both %sy and %sz can be omitted. If cf is "at", cf can be omitted. "AS" is disp only. If "disp" of "AS" is label and suffix is set in "disp" of "AS", suffix is ignored.
BSIC 08 / RM	bsic %sx, ASX	Branch and Save IC

Table 3-15 Vector Transfer Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VLD 81 / RVM	vld [.nc] { %vx %vix }, { %sy I }, { %sz Z }	Vector Load
VLDU 82 / RVM	vldu [.nc] { %vx %vix }, { %sy I }, { %sz Z }	Vector Load Upper
VLDL 83 / RVM	vldl [.ex][.nc] { %vx %vix }, { %sy I }, { %sz Z }	Vector Load Lower
VLD2D	vld2d [.nc] { %vx %vix },	Vector Load 2D

C1 / RVM	$\{\%sy \mid I\}, \{\%sz \mid Z\}$	
VLDU2D	vldu2d [.nc] $\{\%vx \mid \%vix\}$,	Vector Load Upper 2D
C2 / RVM	$\{\%sy \mid I\}, \{\%sz \mid Z\}$	
VLDL2D	vldl2d [.ex][.nc] $\{\%vx$	Vector Load Lower 2D
C3 / RVM	$\mid \%vix\}, \{\%sy \mid I\}, \{\%sz \mid Z\}$	
VST	vst [.nc][.ot] $\{\%vx \mid \%vix\}$,	Vector Store
91 / RVM	$\{\%sy \mid I\}, \{\%sz \mid Z\}$	
	[, %vm]	
VSTU	vstu [.nc][.ot] $\{\%vx$	Vector Store Upper
92 / RVM	$\mid \%vix\}, \{\%sy \mid I\}, \{\%sz \mid Z\}$ [, %vm]	
VSTL	vstl [.nc][.ot] $\{\%vx$	Vector Store Lower
93 / RVM	$\mid \%vix\}, \{\%sy \mid I\}, \{\%sz \mid Z\}$ [, %vm]	
VST2D	vst2d [.nc][.ot] $\{\%vx$	Vector Store 2D
D1 / RVM	$\mid \%vix\}, \{\%sy \mid I\}, \{\%sz \mid Z\}$ [, %vm]	
VSTU2D	vstu2d [.nc][.ot] $\{\%vx$	Vector Store Upper 2D
D2 / RVM	$\mid \%vix\}, \{\%sy \mid I\}, \{\%sz \mid Z\}$ [, %vm]	
VSTL2D	vstl2d [.nc][.ot] $\{\%vx$	Vector Store Lower 2D
D3 / RVM	$\mid \%vix\}, \{\%sy \mid I\}, \{\%sz \mid Z\}$ [, %vm]	
PFCHV	pfchv [.nc] $\{\%sy \mid I\}, \{\%sz$	Pre Fetch Vector
80 / RVM	$\mid Z\}$	
LSV	lsv $\{\%vx \mid \%vix\}(\{\%sy$	Load S to V
8E / RR	$\mid N\}), \{\%sz \mid M\}$	
LVS	lvs $\%\text{sx}, \{\%vx$	Load V to S
9E / RR	$\mid \%vix\}(\{\%sy \mid N\})$	
LVM	lvm $\%\text{vmx}, \{\%sy \mid N\},$	Load VM
B7 / RR	$\{\%sz \mid M\}$	
		N = 0 - 3
SVM	svm $\%\text{sx}, \%\text{vmz}, \{\%sy \mid$	Save VM
A7 / RR	$N\}$	
		N = 0 - 3
VBRD	vbrd $\{\%vx \mid \%vix\}, \{\%sy \mid$	Vector Broadcast
8C / RV	$I\} [, \%vm]$	
	vbrdl $\{\%vx \mid \%vix\}, \{\%sy$	
	$\mid I\} [, \%vm]$	
	vbrdu $\{\%vx \mid \%vix\}, \{\%sy$	
	$\mid I\} [, \%vm]$	
	pvbrd $\{\%vx \mid \%vix\}, \{\%sy$	
	$\mid I\} [, \%vm]$	
VMV	vmv $\{\%vx \mid \%vix\}, \{\%sy \mid$	Vector Move
9C / RV	$N\}, \{\%vz \mid \%vix\} [, \%vm]$	

Table 3-16 Vector Fixed-Point Arithmetic Operation Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VADD C8 / RV	vaddu.df { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvaddu.lo { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvaddu.up { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvaddu { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$]	Vector Add
VADS CA / RV	vadds.w[.ex] { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvadds.lo[.ex] { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvadds.up { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvadds { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$]	Vector Add Single
VADX 8B / RV	vadds.I { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$]	Vector Add
VSUB D8 / RV	vsubu.df { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvsibu.lo { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvsibu.up { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$] pvsibu { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$ I}, { $\%vz$ $\%vix$ } [, $\%vm$]	Vector Subtract
VSBS DA / RV	vsubs.w[.ex] { $\%vx$ $\%vix$ }, { $\%vy$ $\%vix$ $\%sy$	Vector Subtract Single

		I}, { %vz %vix} [, %vm] pvsubs.lo [.ex] { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvsubs.up { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvsubs { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	
VSBX		vsubs.I { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Subtract
9B / RV		vmulu.df { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Multiply
VMPY		vmuls.w [.ex] { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Multiply Single
C9 / RV		vmuls.I { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Multiply
VMPS		vmuls.I.w { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Multiply
CB / RV		vdivu.df { %vx %vix}, { %vy %vix %sy I}, { %vz %vix %sy I} [, %vm]	Vector Divide
VMPX		vdivs.w [.ex] { %vx %vix}, { %vy %vix %sy I}, { %vz %vix %sy I} [, %vm]	Vector Divide Single
DB / RV		vdivs.I { %vx %vix}, { %vy %vix %sy I}, { %vz %vix %sy I} [, %vm]	Vector Divide
VMPD		vcmpu.df { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvcmpu.lo { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvcmpu.up { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvcmpu { %vx %vix},	Vector Compare
D9 / RV			
VDIV			
E9 / RV			
VDVS			
EB / RV			
VDVX			
FB / RV			
VCMP			
B9 / RV			

		$\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
VCPS		vcmps.w [.ex] $\{ \%vx$	Vector Compare Single
FA / RV		$ \%vix \}, \{ \%vy \mid \%vix \mid \%sy$ $ I \}, \{ \%vz \mid \%vix \} [, \%vm]$	
		pvcmps.lo [.ex] $\{ \%vx$	
		$ \%vix \}, \{ \%vy \mid \%vix \mid \%sy$ $ I \}, \{ \%vz \mid \%vix \} [, \%vm]$	
		pvcmps.up $\{ \%vx \mid \%vix \},$ $\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
		pvcmps $\{ \%vx \mid \%vix \},$ $\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
VCPX		vcmps.I $\{ \%vx \mid \%vix \},$	Vector Compare
BA / RV		$\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
VCMS		vmaxs.w [.ex] $\{ \%vx$	Vector Compare and Select
8A / RV		$ \%vix \}, \{ \%vy \mid \%vix \mid \%sy$ $ I \}, \{ \%vz \mid \%vix \} [, \%vm]$	Maximum/Minimum Single
		p vmaxs.lo [.ex] $\{ \%vx$	
		$ \%vix \}, \{ \%vy \mid \%vix \mid \%sy$ $ I \}, \{ \%vz \mid \%vix \} [, \%vm]$	
		p vmaxs.up $\{ \%vx \mid \%vix \},$ $\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
		p vmaxs $\{ \%vx \mid \%vix \},$ $\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
		vmins.w [.ex] $\{ \%vx$	
		$ \%vix \}, \{ \%vy \mid \%vix \mid \%sy$ $ I \}, \{ \%vz \mid \%vix \} [, \%vm]$	
		p vmins.lo [.ex] $\{ \%vx$	
		$ \%vix \}, \{ \%vy \mid \%vix \mid \%sy$ $ I \}, \{ \%vz \mid \%vix \} [, \%vm]$	
		p vmins.up $\{ \%vx \mid \%vix \},$ $\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
		p vmins $\{ \%vx \mid \%vix \},$ $\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	
VCMX		vmaxs.I $\{ \%vx \mid \%vix \},$	Vector Compare and Select
9A / RV		$\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	Maximum/Minimum
		vmins.I $\{ \%vx \mid \%vix \},$	
		$\{ \%vy \mid \%vix \mid \%sy \mid I \},$ $\{ \%vz \mid \%vix \} [, \%vm]$	

Table 3-17 Vector Logical Arithmetic Operation Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VAND C4 / RV	vand { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvand.lo { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvand.up { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvand { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm]	Vector AND
VOR C5 / RV	vor { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvor.lo { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvor.up { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvor { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm]	Vector OR
VXOR C6 / RV	vxor { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvxor.lo { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvxor.up { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pvxor { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm]	Vector Exclusive OR
VEQV C7 / RV	veqv { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm] pveqv.lo { %vx %vix }, { %vy %vix %sy M }, { %vz %vix } [, %vm]	Vector Equivalence

		$\{\%vz \mid \%vix\} [, \%vm]$
VLDZ	E7 / RV	pveqv.up $\{\%vx \mid \%vix\},$ $\{\%vy \mid \%vix \mid \%sy \mid M\},$ $\{\%vz \mid \%vix\} [, \%vm]$
		pveqv $\{\%vx \mid \%vix\}, \{\%vy$ $ \%vix \mid \%sy \mid M\}, \{\%vz$ $ \%vix\} [, \%vm]$
		vldz $\{\%vx \mid \%vix\}, \{\%vz$ Vector Leading Zero Count $ \%vix\} [, \%vm]$
		pvlidz.lo $\{\%vx \mid \%vix\},$ $\{\%vz \mid \%vix\} [, \%vm]$
		pvlidz.up $\{\%vx \mid \%vix\},$ $\{\%vz \mid \%vix\} [, \%vm]$
		pvlidz $\{\%vx \mid \%vix\}, \{\%vz$ $ \%vix\} [, \%vm]$
VPCNT	AC / RV	vpcnt $\{\%vx \mid \%vix\}, \{\%vz$ Vector Population Count $ \%vix\} [, \%vm]$
		pvpcnt.lo $\{\%vx \mid \%vix\},$ $\{\%vz \mid \%vix\} [, \%vm]$
		pvpcnt.up $\{\%vx \mid \%vix\},$ $\{\%vz \mid \%vix\} [, \%vm]$
		pvpcnt $\{\%vx \mid \%vix\},$ $\{\%vz \mid \%vix\} [, \%vm]$
VBRV	F7 / RV	vbrv $\{\%vx \mid \%vix\}, \{\%vz$ Vector Bit Reverse $ \%vix\} [, \%vm]$
		pvbrv.lo $\{\%vx \mid \%vix\},$ $\{\%vz \mid \%vix\} [, \%vm]$
		pvbrv.up $\{\%vx \mid \%vix\},$ $\{\%vz \mid \%vix\} [, \%vm]$
		pvbrv $\{\%vx \mid \%vix\}, \{\%vz$ $ \%vix\} [, \%vm]$
VSEQ	99 / RV	vseq $\{\%vx \mid \%vix\}$ Vector Sequential Number [, \%vm]
		pvseq.lo $\{\%vx \mid \%vix\}$ [, \%vm]
		pvseq.up $\{\%vx \mid \%vix\}$ [, \%vm]
		pvseq $\{\%vx \mid \%vix\}$ [, \%vm]

Table 3-18 Vector Shift Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VSLL E5 / RV	vsll $\{\%vx \mid \%vix\}, \{\%vz$ $ \%vix\}, \{\%vy \mid \%vix \mid \%sy$	Vector Shift Left Logical

		N} [, %vm] pvsll.lo { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm] pvsll.up { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm] pvsll { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm]	
VSLD	E4 / RV	vsld { %vx %vix}, ({ %vy %vix}, { %vz %vix}), { %sy N} [, %vm]	Vector Shift Left Double
VSRL	F5 / RV	vsrl { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm] pvsrl.lo { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm] pvsrl.up { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm] pvsrl { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm]	Vector Shift Right Logical
VSRD	F4 / RV	vsrd { %vx %vix}, ({ %vy %vix}, { %vz %vix}), { %sy N} [, %vm]	Vector Shift Right Double
VSLA	E6 / RV	vsla.w[.ex] { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm] pvsla.lo[.ex] { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm] pvsla.up { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm] pvsla { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm]	Vector Shift Left Arithmetric
VSLAX	D4 / RV	vsla.l { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm]	Vector Shift Left Arithmetic
VSRA	F6 / RV	vsra.w[.ex] { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm]	Vector Shift Right Arithmetic

	pvsra.lo [.ex] { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} , %vm]	
	pvsra.up { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm]	
	pvsra { %vx %vix}, { %vz %vix}, { %vy %vix %sy} [, %vm]	
VSRA	vsra.l { %vx %vix}, { %vz %vix}, { %vy %vix %sy N} [, %vm]	Vector Shift Right Arithmetic
D5 / RV		
VSFA	vsfa { %vx %vix}, { %vz %vix}, { %sy N}, { %sz M} [, %vm]	Vector Shift Left and Add
D7 / RV		

Table 3-19 Vector Floating-Point Operation Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VFAD CC / RV	vfadd.df { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvfadd.lo { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvfadd.up { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvfadd { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Floating Add
VFSB DC / RV	vfsb.df { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvfsub.lo { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvfsub.up { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] pvfsub { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Floating Subtract
VFMP	vfmul.df { %vx %vix},	Vector Floating Multiply

CD / RV	{%vy %vix %sy I}, {%vz %vix} [, %vm] pvmul.lo {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvmul.up {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvmul {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	
VFDV	vfddiv.df {%vx %vix},	Vector Floating Divide
DD / RV	{%vy %vix %sy I}, {%vz %vix %sy I} [, %vm]	
VFSQRT	vfsqrt.df {%vx %vix},	Vector Floating Square Root
ED / RV	{%vy %vix} [, %vm]	
VFCP	vfcmp.df {%vx %vix},	Vector Floating Compare
FC / RV	{%vy %vix %sy I}, {%vz %vix} [, %vm] pvcmp.lo {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvcmp.up {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvcmp {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	
VFCM	vfmax.df {%vx %vix},	Vector Floating Compare and Select
BD / RV	{%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmax.lo {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmax.up {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmax {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] vfmin.df {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm] pvfmin.lo {%vx %vix}, {%vy %vix %sy I}, {%vz %vix} [, %vm]	Maximum/Minimum

	pvfmin.up { %vx %vix }, { %vy %vix %sy I }, { %vz %vix } [, %vm]	
	pvfmin { %vx %vix }, { %vy %vix %sy I }, { %vz %vix } [, %vm]	
VFMAD E2 / RV	vfmad.df { %vx %vix }, { { { %vy %vix } , { %vz %vix } } { { %sy I } , { %vz %vix } } { { %vy %vix } , { %sy I } } }, { %vw %vix } [, %vm]	Vector Floating Fused Multiply Add
	pvfmad.lo { %vx %vix }, { { { %vy %vix } , { %vz %vix } } { { %sy I } , { %vz %vix } } { { %vy %vix } , { %sy I } } }, { %vw %vix } [, %vm]	
	pvfmad.up { %vx %vix }, { { { %vy %vix } , { %vz %vix } } { { %sy I } , { %vz %vix } } { { %vy %vix } , { %sy I } } }, { %vw %vix } [, %vm]	
	pvfmad { %vx %vix }, { { { %vy %vix } , { %vz %vix } } { { %sy I } , { %vz %vix } } { { %vy %vix } , { %sy I } } }, { %vw %vix } [, %vm]	
VFMSB F2 / RV	vfmzb.df { %vx %vix }, { { { %vy %vix } , { %vz %vix } } { { %sy I } , { %vz %vix } } { { %vy %vix } , { %sy I } } }, { %vw %vix } [, %vm]	Vector Floating Fused Multiply Subtract
	pvfmsb.lo { %vx %vix }, { { { %vy %vix } , { %vz %vix } } { { %sy I } , { %vz %vix } } { { %vy %vix } , { %sy I } } }, { %vw %vix } [, %vm]	
	pvfmsb.up { %vx %vix }, { { { %vy %vix } , { %vz %vix } } { { %sy I } , { %vz %vix } } { { %vy %vix } , { %sy I } } }, { %vw %vix } [, %vm]	

	$\{ \%vw \mid \%vix \} [, \%vm]$ pvfmsb $\{ \%vx \mid \%vix \},$ $\{ \{ \%vy \mid \%vix \}, \{ \%vz$ $\mid \%vix \} \mid \{ \{ \%sy \mid I \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%vy$ $\mid \%vix \}, \{ \%sy \mid I \} \} \},$ $\{ \%vw \mid \%vix \} [, \%vm]$	
VFNMAD E3 / RV	vfnmad.df $\{ \%vx \mid \%vix \},$ $\{ \{ \%vy \mid \%vix \}, \{ \%vz$ $\mid \%vix \} \mid \{ \{ \%sy \mid I \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%vy$ $\mid \%vix \}, \{ \%sy \mid I \} \} \},$ $\{ \%vw \mid \%vix \} [, \%vm]$ pfnmad.lo $\{ \%vx \mid \%vix \},$ $\{ \{ \%vy \mid \%vix \}, \{ \%vz$ $\mid \%vix \} \mid \{ \{ \%sy \mid I \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%vy$ $\mid \%vix \}, \{ \%sy \mid I \} \} \},$ $\{ \%vw \mid \%vix \} [, \%vm]$ pfnmad.up $\{ \%vx$ $\mid \%vix \}, \{ \{ \%vy \mid \%vix \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%sy \mid$ $I \}, \{ \%vz \mid \%vix \} \mid \{ \{ \%vy$ $\mid \%vix \}, \{ \%sy \mid I \} \} \},$ $\{ \%vw \mid \%vix \} [, \%vm]$ pfnmad $\{ \%vx \mid \%vix \},$ $\{ \{ \%vy \mid \%vix \}, \{ \%vz$ $\mid \%vix \} \mid \{ \{ \%sy \mid I \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%vy$ $\mid \%vix \}, \{ \%sy \mid I \} \} \},$ $\{ \%vw \mid \%vix \} [, \%vm]$	Vector Floating Fused Negative Multiply Add
VFNMSB F3 / RV	vfnmsb.df $\{ \%vx \mid \%vix \},$ $\{ \{ \%vy \mid \%vix \}, \{ \%vz$ $\mid \%vix \} \mid \{ \{ \%sy \mid I \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%vy$ $\mid \%vix \}, \{ \%sy \mid I \} \} \},$ $\{ \%vw \mid \%vix \} [, \%vm]$ pfnmsb.lo $\{ \%vx \mid \%vix \},$ $\{ \{ \%vy \mid \%vix \}, \{ \%vz$ $\mid \%vix \} \mid \{ \{ \%sy \mid I \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%vy$ $\mid \%vix \}, \{ \%sy \mid I \} \} \},$ $\{ \%vw \mid \%vix \} [, \%vm]$ pfnmsb.up $\{ \%vx \mid \%vix \},$ $\{ \{ \%vy \mid \%vix \}, \{ \%vz$ $\mid \%vix \} \mid \{ \{ \%sy \mid I \},$ $\{ \%vz \mid \%vix \} \mid \{ \{ \%vy$	Vector Floating Fused Negative Multiply Subtract

		%vix}, {%-sy I} } }, {%-vw %vix} [, %vm] pfnmsb {%-vx %vix}, { { {%-vy %vix}, {%-vz %vix} } { {%-sy I}, {%-vz %vix} } { {%-vy %vix}, {%-sy I} } }, {%-vw %vix} [, %vm]	
VRCP	E1 / RV	vrcp.df {%-vx %vix}, {%-vy %vix} [, %vm] pvrcp.lo {%-vx %vix}, {%-vy %vix} [, %vm] pvrcp.up {%-vx %vix}, {%-vy %vix} [, %vm] pvrcp {%-vx %vix}, {%-vy %vix} [, %vm]	Vector Floating Reciprocal
VRSQRT	F1 / RV	vrsqrt.df[.nex] {%-vx %vix}, {%-vy %vix} [, %vm] pvrsqrt.lo[.nex] {%-vx %vix}, {%-vy %vix} [, %vm] pvrsqrt.up[.nex] {%-vx %vix}, {%-vy %vix} [, %vm] pvrsqrt[.nex] {%-vx %vix}, {%-vy %vix} [, %vm]	Vector Floating Reciprocal Square Root
VFIX	E8 / RV	vcvt.w.df[.ex][.rd] {%-vx %vix}, {%-vy %vix} [, %vm] pvcvt.w.s.lo[.rd] {%-vx %vix}, {%-vy %vix} [, %vm] pvcvt.w.s.up[.rd] {%-vx %vix}, {%-vy %vix} [, %vm] pvcvt.w.s[.rd] {%-vx %vix}, {%-vy %vix} [, %vm]	Vector Convert to Fixed Point
VFIXX	A8 / RV	vcvt.l.d[.rd] {%-vx %vix}, {%-vy %vix} [, %vm]	Vector Convert to Fixed Point
VFLT	F8 / RV	vcvt.df.w {%-vx %vix}, {%-vy %vix} [, %vm] pvcvt.s.w.lo {%-vx %vix}, {%-vy %vix} [, %vm] pvcvt.s.w.up {%-vx	Vector Convert to Floating Point

	%vix}, { %vy %vix} [, %vm]	
	pvcvt.s.w { %vx %vix}, { %vy %vix} [, %vm]	
VFLTX	vcvt.d.l { %vx %vix}, { %vy %vix} [, %vm]	Vector Convert to Floating Point
B8 / RV	vcvt.d.s { %vx %vix}, { %vy %vix} [, %vm]	Vector Convert to Single-Format
VCVD	vcvt.s.d { %vx %vix}, { %vy %vix} [, %vm]	Vector Convert to Double-Format
8F / RV		
VCVS		
9F / RV		

Table 3-20 Vector Mask Arithmetic Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VMRG D6 / RV	vmrg { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] vmrg.l { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm] vmrg.w { %vx %vix}, { %vy %vix %sy I}, { %vz %vix} [, %vm]	Vector Merge
VSHF BC / RV	vshf { %vx %vix}, { %vy %vix}, { %vz %vix}, { %sy N}	Vector Shuffle N = 0 - 15
VCP 8D / RV	vcp { %vx %vix}, { %vz %vix} [, %vm]	Vector Compress
VEX 9D / RV	vex { %vx %vix}, { %vz %vix} [, %vm]	Vector Expand
VFMK B4 / RV	vfmk.l.cf %vmx, { %vz %vix} [, %vm]	Vector Form Mask If cf is "af" or "at", %vz can be omitted. If cf is "at", cf can be omitted.
VFMS B5 / RV	vfmk.w.cf %vmx, { %vz %vix} [, %vm] pvfmk.w.lo.cf %vmx, { %vz %vix} [, %vm] pvfmk.w.up.cf %vmx, { %vz %vix} [, %vm]	Vector Form Mask Single If cf is "af" or "at", %vz can be omitted. If cf is "at", cf can be omitted.
VFMF B6 / RV	vfmk.df.cf %vmx, { %vz %vix} [, %vm] pvfmk.s.lo.cf %vmx, { %vz %vix} [, %vm]	Vector Form Mask Floating Point If cf is "af" or "at", %vz can be omitted.

pvmk.s.up.cf %vmx, If *cf* is “at”, *cf* can be omitted.
 {*%vz* | *%vix*} [, *%vm*]

Table 3-21 Vector Recursive Relation Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VSUMS EA / RV	vsum.w [.ex] { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Sum Single
VSUMX AA / RV	vsum.l { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Sum
VFSUM EC / RV	vfsum.df { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Floating Sum
VMAXS BB / RV	vrmaxs.w.pos [.ex] { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>] vrmins.w.pos [.ex] { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Maximum/Minimum Single
VMAXX AB / RV	vrmaxs.l.pos { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>] vrmins.l.pos { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Maximum/Minimum
VFMAX AD / RV	vfrmmax.df.pos { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>] vfrmmin.df.pos { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Floating Maximum/Minimum
VRAND 88 / RV	vrand { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Reduction AND
VROR 98 / RV	vror { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Reduction OR
VRXOR 89 / RV	vrxor { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> } [, <i>%vm</i>]	Vector Reduction Exclusive OR
VFIA CE / RV	vfia.df { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> }, { <i>%sy</i> <i>I</i> }	Vector Floating Iteration Add
VFIS DE / RV	vfis.df { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> }, { <i>%sy</i> <i>I</i> }	Vector Floating Iteration Subtract
VFIM CF / RV	vfim.df { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> }, { <i>%sy</i> <i>I</i> }	Vector Floating Iteration Multiply
VFIAM EE / RV	vfiam.df { <i>%vx</i> <i>%vix</i> }, { <i>%vy</i> <i>%vix</i> }, { <i>%vz</i> }	Vector Floating Iteration Add and Multiply

	%vix}, {%-sy I}	
VFISM FE / RV	vfism.df {%-vx %vix}, {%-vy %vix}, {%-vz %vix}, {%-sy I}	Vector Floating Iteration Subtract and Multiply
VFIMA EF / RV	vfima.df {%-vx %vix}, {%-vy %vix}, {%-vz %vix}, {%-sy I}	Vector Floating Iteration Multiply and Add
VFIMS FF / RV	vfims.df {%-vx %vix}, {%-vy %vix}, {%-vz %vix}, {%-sy I}	Vector Floating Iteration Multiply and Subtract

Table 3-22 Vector Gatering/Scattering Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
VGT A1 / RVM	vgt [.{nc}] {%-vx %vix}, {%-vy %vix %sw}, {%-sy I}, {%-sz Z} [, %vm]	Vector Gather
VG TU A2 / RVM	vgtu [.{nc}] {%-vx %vix}, {%-vy %vix %sw}, {%-sy I}, {%-sz Z} [, %vm]	Vector Gather Upper
VG TL A3 / RVM	vgtl [.{ex}][.{nc}] {%-vx %vix}, {%-vy %vix %sw}, {%-sy I}, {%-sz Z} [, %vm]	Vector Gather Lower
VSC B1 / RVM	vsc [.nc][.ot] {%-vx %vix}, {%-vy %vix %sw}, {%-sy I}, {%-sz Z} [, %vm]	Vector Scatter
VSCU B2 / RVM	vscu [.nc][.ot] {%-vx %vix}, {%-vy %vix %sw}, {%-sy I}, {%-sz Z} [, %vm]	Vector Scatter Upper
VSCL B3 / RVM	vscl [.nc][.ot] {%-vx %vix}, {%-vy %vix %sw}, {%-sy I}, {%-sz Z} [, %vm]	Vector Scatter Lower

Table 3-23 Vector Mask Register Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
ANDM 84 / RV	andm %vmx, %vmy, %vm z	AND VM
ORM 85 / RV	orm %vmx, %vmy, %vmz	OR VM
XORM 86 / RV	xorm %vmx, %vmy, %vmz	Exclusive OR VM

EQVM	eqvm	%vmx, %vmy, %vmz	Equivalence VM
87 / RV			
NNDM	nndm	%vmx, %vmy, %vm	Negate AND VM
94 / RV	z		
NEGM	negm	%vmx, %vmy	Negate VM
95 / RV			
PCVM	pcvm	%sx, %vmy	Population Count of VM
A4 / RV			
LZVM	lzvm	%sx, %vmy	Leading Zero of VM
A5 / RV			
TOVM	tovm	%sx, %vmy	Trailing One of VM
A6 / RV			

Table 3-24 Vector Control Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
LVL	lvl { %sy I }	Load VL
BF / RR		
SVL	svl %sx	Save VL
2F / RR		
SMVL	smvl %sx	Save Maximum Vector Length
2E / RR		
LVIX	lvix { %sy N }	Load Vector Data Index
AF / RR		
		N = 0 - 63

Table 3-25 Control Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
SIC	sic %sx	Save Instruction Counter
28 / RR		
LPM	lpm %sy	Load Program Mode Flags
3A / RR		
SPM	spm %sx	Save Program Mode Flags
2A / RR		
LFR	lfr { %sy N }	Load Flag Register
69 / RR		
		N = 0 - 63
SFR	sfr %sx	Safe Flag Register
29 / RR		
SMIR	smir %sx, I	Save Miscellaneous Register
22 / RR	smir %sx, %usrcc	
	smir %sx, %psw	I = 0 - 2, 7 - 11, 16 - 30

	smir %sx, %sar	MM = 0 - 3
	smir %sx, %pmmr	NN = 0 - 14
	smir %sx, %pmcrMM	
	smir %sx, %pmcNN	
NOP	nop	No Operation
79 / RR		
MONC	monc [N, N, N]	Monitor Call
3F / RR	monc.hdb [N, N, N]	
		2nd and 3rd operand : N = 0 - 255
LCR	lcr %sx, {%-sy I}, {%-sz Z}	Load Communication Register
40 / RR		
SCR	scr %sx, {%-sy I}, {%-sz Z}	Store Communication Register
50 / RR		
TSCR	tscr %sx, {%-sy I}, {%-sz Z}	Test and Set Communication Register
41 / RR		
FIDCR	fidcr %sx, {%-sy I}, I	Fetch and Increment/Decrement CR
51 / RR		
		3rd operand : N = 0 - 7
TS1AM	ts1am.l %sx, {%-sz AS}, {%-sy N}	Test and Set 1 AM
42 / RRM	ts1am.w %sx, {%-sz AS}, {%-sy N}	
TS2AM	ts2am %sx, {%-sz AS}, {%-sy N}	Test and Set 2 AM
43 / RRM		
TS3AM	ts3am %sx, {%-sz AS}, {%-sy N}	Test and Set 3 AM
52 / RRM		
		N = 0 or 1
ATMAM	atmam %sx, {%-sz AS}, {%-sy N}	Atomic AM
53 / RRM		
		N = 0 - 2
CAS	cas.l %sx, {%-sz AS}, {%-sy I}	Compare and Swap
62 / RRM	cas.w %sx, {%-sz AS}, {%-sy I}	
FENCE	fencei	Fence
20 / RR	fencem I	
	fencec I	
		fencem : I = 1 - 3
		Fencec : I = 1 - 7
SVOB	svob	Set Vector Out-of-order memory access Boundary
30 / RR		
BSWP	bswp %sx, {%-sz M}, I	Byte Swap
2B / RR		
		I = 0 or 1

Table 3-26 Host Memory Access Instructions

Instruction Code/Format	Assembler Mnemonic Syntax	Description
LHM	lhm.b %sx, HM	Load Host Memory
21 / RRM	lhm.h %sx, HM lhm.w %sx, HM lhm.l %sx, HM	
SHM	shm.b %sx, HM	Store Host Memory
31 / RRM	shm.h %sx, HM shm.w %sx, HM shm.l %sx, HM	

Appendix A History

A.1 History table

Nov. 2018	Rev. 1	Create a new entry
Apr. 2018	Rev.1.1	Revise
Dec. 2018	Rev.1.2	Revise

A.2 Change notes

The following changes are done in this edition.

- The design of document is changed.